summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/ibexpeak
Commit message (Expand)AuthorAgeFilesLines
* device: Use scan_static_bus() over scan_lpc_bus()Nico Huber2019-10-081-1/+1
* nb/intel/nehalem: Move PCH init to sb/intel/ibexpeakArthur Heymans2019-10-064-19/+97
* nb/intel/nehalem: Move romstage boilerplate to a common locationArthur Heymans2019-10-061-0/+3
* sb/intel/ibexpeak: Implement USB current settingsArthur Heymans2019-10-063-0/+126
* sb/intel/ibexpeak: Fix enabling HPETArthur Heymans2019-10-061-0/+1
* sb/intel/ibexpeak: Implement PCH function disable in chip_opsArthur Heymans2019-10-065-29/+110
* sb/intel/ibexpeak: Add CIR initializationArthur Heymans2019-10-063-0/+112
* intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROLKyösti Mälkki2019-10-011-4/+0
* sb/intel/ibexpeak: Add define for PRSTS registerAngel Pons2019-09-192-3/+6
* sb/intel/ibexpeak: Remove superfluous linked filesArthur Heymans2019-09-181-1/+4
* southbridge: Remove unused include <device/pci_ops.h>Elyes HAOUAS2019-09-151-1/+0
* southbridge: Remove not used #include <elog.h>Elyes HAOUAS2019-09-121-1/+0
* southbridge/intel: Tidy up preprocessor and headersKyösti Mälkki2019-08-214-15/+11
* cpu/x86: Separate save_state struct headersKyösti Mälkki2019-08-131-0/+1
* sb/intel/{bd82x6x|ibexpeak}: Drop p_cnt_throttling_supportedPatrick Rudolph2019-07-191-6/+4
* sb/intel/ibexpeak: Use common final SPI OPs setupArthur Heymans2019-07-082-41/+3
* sb/intel/ibexpeak/smihandler: Move finalizing to a common locationArthur Heymans2019-06-211-0/+7
* sb/intel/ibexpeak: Copy the sandybridge bootblock.c fileArthur Heymans2019-06-062-1/+78
* src/southbridge: Add missing 'include <types.h>'Elyes HAOUAS2019-05-291-1/+3
* sb/intel/*: Delete early_spiPatrick Rudolph2019-05-292-3/+0
* sb/intel/ibexpeak: Use common Intel SMM codeArthur Heymans2019-05-275-1031/+15
* {bd82x6x,i82801gx,ibexpeak,lynxpoint}: Remove dead code and use macroElyes HAOUAS2019-05-131-2/+2
* sb/{ICH7,NM10,PCH}: Use common watchdog_off functionElyes HAOUAS2019-05-072-1/+1
* Fix up remaining boolean uses of CONFIG_XXX to CONFIG(XXX)Julius Werner2019-03-251-1/+1
* {northbridge, soc, southbridge}/intel: Make use of pci_dev_set_subsystem()Subrata Banik2019-03-217-88/+7
* src: Use 'include <string.h>' when appropriateElyes HAOUAS2019-03-202-2/+0
* src: Drop unused 'include <arch/acpigen.h>'Elyes HAOUAS2019-03-121-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-085-14/+14
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-047-6/+7
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-019-0/+9
* ACPI: Rename FADT model and set it to zeroElyes HAOUAS2019-03-011-1/+1
* sb/intel: Use common RCBA MACROsPeter Lemenkov2019-01-141-3/+0
* sb/intel: Check for NULL-return of pcidev_on_root()Nico Huber2019-01-131-2/+5
* src: Use "foo **bar" instead of "foo ** bar"Elyes HAOUAS2019-01-071-1/+1
* Kconfig: Unify power-after-failure optionsNico Huber2019-01-064-6/+4
* device: Use pcidev_on_root()Kyösti Mälkki2019-01-061-2/+2
* southbridge: Remove useless include <device/pci_ids.h>Elyes HAOUAS2018-12-192-2/+0
* elog: make elog's SMM handler code follow everything elsePatrick Georgi2018-12-051-2/+2
* sb/intel/common: Create a common PCH finalise implementationTristan Corrick2018-12-033-5/+2
* src: Remove unneeded include <console/console.h>Elyes HAOUAS2018-11-162-2/+0
* src: Get rid of duplicated includesElyes HAOUAS2018-11-162-6/+3
* src: Remove unneeded include "{arch,cpu}/cpu.h"Elyes HAOUAS2018-11-122-2/+1
* intel: Get rid of smm_get_pmbasePatrick Rudolph2018-11-071-5/+2
* intel: Use CF9 reset (part 1)Patrick Rudolph2018-10-222-3/+0
* Move compiler.h to commonlibNico Huber2018-10-082-3/+0
* src/*/intel/: clarify Kconfig options regarding IFDStefan Tauner2018-09-131-1/+1
* cbtable: remove chromeos_acpi from cbtableJoel Kitching2018-08-221-1/+1
* sb/intel/{bd82x6x,ibexpeak}: Don't build with FAKE_IFD by defaultAngel Pons2018-08-141-3/+0
* src: Get rid of unneeded whitespaceElyes HAOUAS2018-07-021-1/+1