summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel
Commit message (Expand)AuthorAgeFilesLines
* aopen/dxplplusu: Add early GPIO settingsKyösti Mälkki2022-11-111-0/+1
* sb/intel/i82870: Use register_new_ioapic()Kyösti Mälkki2022-11-101-24/+1
* sb,soc/intel: Use register_new_ioapic_gsi0()Kyösti Mälkki2022-11-107-8/+7
* sb,soc/intel: Use acpi_create_madt_ioapic_from_hw()Kyösti Mälkki2022-11-105-8/+5
* Revert "mb/aopen/dxplplusu: Remove board"Kyösti Mälkki2022-11-0919-1/+1282
* mb/qemu/x86: Remove option for LEGACY_SMP_INITArthur Heymans2022-11-074-176/+0
* mb/aopen/dxplplusu: Remove boardArthur Heymans2022-11-0722-2146/+1
* treewide: Add 'IWYU pragma: export' commentElyes Haouas2022-11-036-8/+6
* treewide: Use 'fadt->x_pm2_cnt_blk.addrl = fadt->pm2_cnt_blk'Felix Held2022-10-156-6/+6
* treewide: Use 'fadt->x_pm1a_evt_blk.addrl = fadt->pm1a_evt_blk'Felix Held2022-10-157-7/+7
* treewide: Use 'fadt->x_pm1a_cnt_blk.addrl = fadt->pm1a_cnt_blk'Elyes Haouas2022-10-127-7/+7
* treewide: Use 'fadt->x_pm_tmr_blk.addrl = fadt->pm_tmr_blk'Elyes Haouas2022-10-127-7/+7
* treewide: Use 'pm2_cnt_len' for 'x_pm2_cnt_blk.bit_width'Elyes Haouas2022-10-125-5/+5
* treewide: Use 'gpe0_blk' for 'x_gpe0_blk.addrl'Elyes Haouas2022-10-126-6/+6
* treewide: Use 'gpe0_blk_len' for 'x_gpe0_blk.bit_width'Elyes Haouas2022-10-126-6/+6
* treewide: Use 'fadt->pm_tmr_len' for 'x_pm_tmr_blk.bit_width'Elyes Haouas2022-10-126-6/+6
* treewide: Use 'fadt->pm1_cnt_len' for 'x_pm1a_cnt_blk.bit_width'Elyes Haouas2022-10-126-9/+6
* treewide: Use 'fadt->pm1_evt_len' for 'x_pm1a_evt_blk.bit_width'Elyes Haouas2022-10-126-6/+6
* treewide: use predicates to check for enabled pci devicesFabio Aiuto2022-10-066-6/+6
* sb/intel/common/gpio.c: Clean up includesElyes Haouas2022-10-061-3/+2
* sb/intel/i82801gx/bootblock.c: Clean up includesElyes Haouas2022-10-061-1/+2
* sb/intel/i82801gx/early_init.c: Include common/rcba.hElyes Haouas2022-10-061-1/+3
* sb/intel/common/pmbase.c: Clean up includesElyes Haouas2022-10-061-4/+3
* sb/intel/common/rtc.c: Clean up includesElyes Haouas2022-10-061-3/+4
* sb/intel/common/early_smbus.h: Add <device/pci_type.h>Elyes Haouas2022-10-061-0/+1
* treewide: use is_enabled_cpu() on cycles over device listFabio Aiuto2022-09-291-6/+1
* bd82x6x/early_pch: enable smbus in bootblock stageHusni Faiz2022-09-162-1/+8
* timer: Change timer util functions to 64-bitRob Barnes2022-09-141-1/+1
* {sb,soc}/intel: Do not require hda_verb.cAngel Pons2022-08-236-12/+0
* sb/intel/bd82x6x/acpi: Replace LEqual(a,b) with ASL 2.0 syntaxFelix Singer2022-07-292-5/+5
* sb/intel/i82801ix/acpi: Replace LEqual(a,b) with ASL 2.0 syntaxFelix Singer2022-07-292-4/+4
* sb/intel/i82801jx/acpi: Replace LEqual(a,b) with ASL 2.0 syntaxFelix Singer2022-07-292-4/+4
* sb/intel/ibexpeak: Perform const correctnessBill XIE2022-07-141-1/+1
* commonlib: Substitude macro "__unused" in compiler.hBill XIE2022-07-141-1/+1
* intel/broadwell,lynxpoint: Change formula around 4 GiBKyösti Mälkki2022-06-221-1/+1
* sb/intel/i82801ix/smihandler.c: Remove dead incrementElyes Haouas2022-06-181-4/+0
* Replace some ENV_ROMSTAGE with ENV_RAMINITKyösti Mälkki2022-06-074-4/+4
* arch/x86/acpi: Consolidate POST code handlingAngel Pons2022-05-041-7/+1
* sb/intel/i82801dx/pci.c: Use pci_or_config16() and macrosElyes Haouas2022-04-291-6/+1
* sb/intel/{i82371eb/i82801dx}: select BOOT_DEVICE_NOT_SPI_FLASHArthur Heymans2022-04-272-0/+2
* southbridge/intel: Remove unused <acpi/acpi.h>Elyes HAOUAS2022-04-242-2/+0
* sb/intel/i82801i/jx/chip.h: Use unsigned ints for bitfieldsArthur Heymans2022-03-252-13/+13
* timestamps: Rename timestamps to make names more consistentJakub Czapiga2022-03-081-2/+2
* sb/intel/common/firmware: Hook up adding 10GbE LAN firmwareJeff Daly2022-03-082-1/+51
* src: Make PCI ID define names shorterFelix Singer2022-03-0768-205/+205
* sb/intel/lynxpoint: Fix up commentAngel Pons2022-02-281-2/+2
* sb/intel/ibexpeak/early_pch.c: Use PCI_BASE_ADDRESS_0 macroElyes Haouas2022-02-251-1/+2
* nb/intel/ironlake: Fix sending HECI messagesArthur Heymans2022-02-251-9/+14
* arch/x86: consolidate HPET base address definitionsFelix Held2022-02-256-23/+34
* sb/intel/common/hpet: use HPET_BASE_ADDRESS definitionFelix Held2022-02-251-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 22:14:45 +0000