summaryrefslogtreecommitdiffstats
path: root/BaseTools/Conf
diff options
context:
space:
mode:
authorJeff Fan <jeff.fan@intel.com>2017-03-07 16:56:15 +0800
committerJeff Fan <jeff.fan@intel.com>2017-03-22 10:11:58 +0800
commit0a70d1c3042956c418c89a703d40d3262e4d6c87 (patch)
tree65c3a9071bf047973660facf1cc7571becb83dce /BaseTools/Conf
parenteff78ac35b315cfdf09e0413df4bbc27368af2aa (diff)
downloadedk2-0a70d1c3042956c418c89a703d40d3262e4d6c87.tar.gz
edk2-0a70d1c3042956c418c89a703d40d3262e4d6c87.tar.bz2
edk2-0a70d1c3042956c418c89a703d40d3262e4d6c87.zip
UefiCpuPkg: Add NULL CPU Common Features Library instance
This NULL CPU common Features Library instance will register some CPU features defined in Intel(R) 64 and IA-32 Architectures Software Developer's Manual, Volume 3, September 2016, Chapter 35 Model-Specific-Registers (MSR). Add PCD PcdCpuClockModulationDutyCycle and PcdIsPowerOnReset consumed by NULL CPU Common Features Library instance. v2: 1. Using MSR_IA32_EFER to enable/disable NX feature instead of using MSR_IA32_MISC_ENABLE. 2. Fix bug that SMX and VMX feature is swapped. v3: 1. Add AesniGetConfigData() to get current register state. v5: Move MSR reading from AesniGetConfigData() to AesniSupport(). Cc: Feng Tian <feng.tian@intel.com> Cc: Michael Kinney <michael.d.kinney@intel.com> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jeff Fan <jeff.fan@intel.com> Reviewed-by: Feng Tian <feng.tian@intel.com>
Diffstat (limited to 'BaseTools/Conf')
0 files changed, 0 insertions, 0 deletions