summaryrefslogtreecommitdiffstats
path: root/OvmfPkg/IncompatiblePciDeviceSupportDxe
diff options
context:
space:
mode:
authorRuiyu Ni <ruiyu.ni@intel.com>2017-02-06 11:28:29 +0800
committerRuiyu Ni <ruiyu.ni@intel.com>2017-02-10 16:52:00 +0800
commita419fd0d2934b640fdd2381b2706aded7bdfb5ca (patch)
tree729e335eda7fb4ade3341dedf262eee741559578 /OvmfPkg/IncompatiblePciDeviceSupportDxe
parent29dbdcabf98f6834d61b17e62995a203323fbd40 (diff)
downloadedk2-a419fd0d2934b640fdd2381b2706aded7bdfb5ca.tar.gz
edk2-a419fd0d2934b640fdd2381b2706aded7bdfb5ca.tar.bz2
edk2-a419fd0d2934b640fdd2381b2706aded7bdfb5ca.zip
OvmfPkg/IncompatiblePci: Do not use deprecated macros
Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ruiyu Ni <ruiyu.ni@intel.com> Reviewed-by: Laszlo Ersek <lersek@redhat.com>
Diffstat (limited to 'OvmfPkg/IncompatiblePciDeviceSupportDxe')
-rw-r--r--OvmfPkg/IncompatiblePciDeviceSupportDxe/IncompatiblePciDeviceSupport.c13
1 files changed, 7 insertions, 6 deletions
diff --git a/OvmfPkg/IncompatiblePciDeviceSupportDxe/IncompatiblePciDeviceSupport.c b/OvmfPkg/IncompatiblePciDeviceSupportDxe/IncompatiblePciDeviceSupport.c
index b6ff12842c..eff89978ee 100644
--- a/OvmfPkg/IncompatiblePciDeviceSupportDxe/IncompatiblePciDeviceSupport.c
+++ b/OvmfPkg/IncompatiblePciDeviceSupportDxe/IncompatiblePciDeviceSupport.c
@@ -4,6 +4,7 @@
is not present), conserving 32-bit MMIO aperture for 32-bit BARs.
Copyright (C) 2016, Red Hat, Inc.
+ Copyright (c) 2017, Intel Corporation. All rights reserved.<BR>
This program and the accompanying materials are licensed and made available
under the terms and conditions of the BSD License which accompanies this
@@ -66,19 +67,19 @@ STATIC CONST MMIO64_PREFERENCE mConfiguration = {
)
),
ACPI_ADDRESS_SPACE_TYPE_MEM, // ResType
- PCI_ACPI_UNUSED, // GenFlag
- PCI_ACPI_UNUSED, // SpecificFlag
+ 0, // GenFlag
+ 0, // SpecificFlag
64, // AddrSpaceGranularity:
// aperture selection hint
// for BAR allocation
- PCI_ACPI_UNUSED, // AddrRangeMin
- PCI_BAR_OLD_ALIGN, // AddrRangeMax:
+ 0, // AddrRangeMin
+ 0, // AddrRangeMax:
// no special alignment
// for affected BARs
- PCI_BAR_ALL, // AddrTranslationOffset:
+ MAX_UINT64, // AddrTranslationOffset:
// hint covers all
// eligible BARs
- PCI_BAR_NOCHANGE // AddrLen:
+ 0 // AddrLen:
// use probed BAR size
},
//