summaryrefslogtreecommitdiffstats
path: root/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
diff options
context:
space:
mode:
Diffstat (limited to 'UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c')
-rw-r--r--UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c22
1 files changed, 1 insertions, 21 deletions
diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c b/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
index 2cfc61b2c6..d20bc4aae6 100644
--- a/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
+++ b/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
@@ -1,7 +1,7 @@
/** @file
Code for Processor S3 restoration
-Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>
+Copyright (c) 2006 - 2019, Intel Corporation. All rights reserved.<BR>
SPDX-License-Identifier: BSD-2-Clause-Patent
**/
@@ -90,8 +90,6 @@ UINT8 mApHltLoopCodeTemplate[] = {
0xEB, 0xFC // jmp $-2
};
-CHAR16 *mRegisterTypeStr[] = {L"MSR", L"CR", L"MMIO", L"CACHE", L"SEMAP", L"INVALID" };
-
/**
Sync up the MTRR values for all processors.
@@ -189,7 +187,6 @@ ProgramProcessorRegister (
UINT32 PackageThreadsCount;
UINT32 CurrentThread;
UINTN ProcessorIndex;
- UINTN ThreadIndex;
UINTN ValidThreadCount;
UINT32 *ValidCoreCountPerPackage;
@@ -202,23 +199,6 @@ ProgramProcessorRegister (
RegisterTableEntry = &RegisterTableEntryHead[Index];
- DEBUG_CODE_BEGIN ();
- if (ApLocation != NULL) {
- AcquireSpinLock (&CpuFlags->ConsoleLogLock);
- ThreadIndex = ApLocation->Package * CpuStatus->MaxCoreCount * CpuStatus->MaxThreadCount +
- ApLocation->Core * CpuStatus->MaxThreadCount +
- ApLocation->Thread;
- DEBUG ((
- DEBUG_INFO,
- "Processor = %lu, Entry Index %lu, Type = %s!\n",
- (UINT64)ThreadIndex,
- (UINT64)Index,
- mRegisterTypeStr[MIN ((REGISTER_TYPE)RegisterTableEntry->RegisterType, InvalidReg)]
- ));
- ReleaseSpinLock (&CpuFlags->ConsoleLogLock);
- }
- DEBUG_CODE_END ();
-
//
// Check the type of specified register
//