summaryrefslogtreecommitdiffstats
path: root/MdePkg/Library/BaseLib/X64
Commit message (Collapse)AuthorAgeFilesLines
* MdePkg/BaseLib: add support for RMPADJUST instructionTom Lendacky2021-05-291-0/+40
| | | | | | | | | | | | | | | | | | | | | | | | | BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3275 The RMPADJUST instruction will be used by the SEV-SNP guest to modify the RMP permissions for a guest page. See AMD APM volume 3 for further details. Cc: James Bottomley <jejb@linux.ibm.com> Cc: Min Xu <min.m.xu@intel.com> Cc: Jiewen Yao <jiewen.yao@intel.com> Cc: Tom Lendacky <thomas.lendacky@amd.com> Cc: Jordan Justen <jordan.l.justen@intel.com> Cc: Ard Biesheuvel <ardb+tianocore@kernel.org> Cc: Laszlo Ersek <lersek@redhat.com> Cc: Erdem Aktas <erdemaktas@google.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Zhiguang Liu <zhiguang.liu@intel.com> Reviewed-by: Laszlo Ersek <lersek@redhat.com> Reviewed-by: Liming Gao <gaoliming@byosoft.com.cn> Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com> Signed-off-by: Brijesh Singh <brijesh.singh@amd.com> Message-Id: <20210519181949.6574-9-brijesh.singh@amd.com>
* MdePkg/BaseLib: add support for PVALIDATE instructionBrijesh Singh2021-05-291-0/+42
| | | | | | | | | | | | | | | | | | | | | | | | | | | | BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3275 The PVALIDATE instruction validates or rescinds validation of a guest page RMP entry. Upon completion, a return code is stored in EAX, rFLAGS bits OF, ZF, AF, PF and SF are set based on this return code. If the instruction completed succesfully, the rFLAGS bit CF indicates if the contents of the RMP entry were changed or not. For more information about the instruction see AMD APM volume 3. Cc: James Bottomley <jejb@linux.ibm.com> Cc: Min Xu <min.m.xu@intel.com> Cc: Jiewen Yao <jiewen.yao@intel.com> Cc: Tom Lendacky <thomas.lendacky@amd.com> Cc: Jordan Justen <jordan.l.justen@intel.com> Cc: Ard Biesheuvel <ardb+tianocore@kernel.org> Cc: Laszlo Ersek <lersek@redhat.com> Cc: Erdem Aktas <erdemaktas@google.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Zhiguang Liu <zhiguang.liu@intel.com> Reviewed-by: Liming Gao <gaoliming@byosoft.com.cn> Reviewed-by: Laszlo Ersek <lersek@redhat.com> Signed-off-by: Brijesh Singh <brijesh.singh@amd.com> Message-Id: <20210519181949.6574-8-brijesh.singh@amd.com>
* MdePkg: Fix AsmReadMsr64() and AsmWriteMsr64() with GCC toolchainTakuto Naito2021-04-141-4/+3
| | | | | | | | | | | | | | | | | | | | REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3325 1. AsmReadMsr64() in X64/GccInlinePriv.c AsmReadMsr64 can return uninitialized value if FilterBeforeMsrRead returns False. This causes build error with the CLANG toolchain. 2. AsmWriteMsr64() in X64/GccInlinePriv.c In the case that FilterBeforeMsrWrite changes Value and returns True, The original Value, not the changed Value, is written to the MSR. This behavior is different from the one of AsmWriteMsr64() in X64/WriteMsr64.c for the MSFT toolchain. Signed-off-by: Takuto Naito <naitaku@gmail.com> Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Zhiguang Liu <zhiguang.liu@intel.com> Reviewed-by: Liming Gao <gaoliming@byosoft.com.cn>
* MdePkg/Baseib: Filter/trace MSR access for IA32/X64Dandan Bi2021-04-083-19/+52
| | | | | | | | | | | | REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3246 Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Zhiguang Liu <zhiguang.liu@intel.com> Signed-off-by: Dandan Bi <dandan.bi@intel.com> Reviewed-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <gaoliming@byosoft.com.cn> Acked-by: Ard Biesheuvel <ardb@kernel.org>
* MdePkg/BaseLib: Add support for the XSETBV instructionJiaxin Wu2021-04-061-0/+34
| | | | | | | | | | | | | | | | | | | | | | | *v2: refine the coding format. https://bugzilla.tianocore.org/show_bug.cgi?id=3284 This patch is to support XSETBV instruction so as to support Extended Control Register(XCR) write. Extended Control Register(XCR) read has already been supported by below commit to support XGETBV instruction: 9b3ca509abd4e45439bbdfe2c2fa8780c950320a Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <gaoliming@byosoft.com.cn> Cc: Zhiguang Liu <zhiguang.liu@intel.com> Cc: Ni Ray <ray.ni@intel.com> Cc: Yao Jiewen <jiewen.yao@intel.com> Signed-off-by: Jiaxin Wu <Jiaxin.wu@intel.com> Signed-off-by: Zhang Hongbin1 <hongbin1.zhang@intel.com> Reviewed-by: Ray Ni <ray.ni@intel.com> Reviewed-by: Liming Gao <gaoliming@byosoft.com.cn>
* MdePkg/BaseLib: Add support for the VMGEXIT instructionTom Lendacky2020-08-161-0/+32
| | | | | | | | | | | | | | | | | | | | | BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=2198 VMGEXIT is a new instruction used for Hypervisor/Guest communication when running as an SEV-ES guest. A VMGEXIT will cause an automatic exit (AE) to occur, resulting in a #VMEXIT with an exit code value of 0x403. Since SEV-ES is only supported in X64, provide the necessary X64 support to execute the VMGEXIT instruction, which is coded as "rep vmmcall". For IA32, since "vmmcall" is not supported in NASM 32-bit mode and VMGEXIT should never be called, provide a stub implementation that is identical to CpuBreakpoint(). Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <liming.gao@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com> Reviewed-by: Laszlo Ersek <lersek@redhat.com> Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com> Regression-tested-by: Laszlo Ersek <lersek@redhat.com>
* MdePkg/BaseLib: Add support for the XGETBV instructionTom Lendacky2020-08-161-0/+34
| | | | | | | | | | | | | | | | BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=2198 Under SEV-ES, a CPUID instruction requires the current value of the XCR0 register. In order to retrieve that value, the XGETBV instruction needs to be executed. Provide the necessary support to execute the XGETBV instruction. Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <liming.gao@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com> Signed-off-by: Tom Lendacky <thomas.lendacky@amd.com> Regression-tested-by: Laszlo Ersek <lersek@redhat.com>
* MdePkg/BaseLib: Break out IA32/X64 GCC inline privileged functionsMichael D Kinney2020-07-152-1239/+1235
| | | | | | | | | | | | | | | | | REF: https://bugzilla.tianocore.org/show_bug.cgi?id=2800 Break out the IA32/X64 GCC inline functions that can not be used in a unit test host application into their own source file. This does not make any changes to the BaseLib library instance. This is in preparation for a new BaseLib instances that is safe to use with host-based unit test applications. Cc: Liming Gao <liming.gao@intel.com> Cc: Sean Brogan <sean.brogan@microsoft.com> Cc: Bret Barkelew <Bret.Barkelew@microsoft.com> Cc: Jiewen Yao <jiewen.yao@intel.com> Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
* MdePkg: Replace BSD License with BSD+Patent LicenseMichael D Kinney2019-04-0987-609/+87
| | | | | | | | | | | | | | | | | | | | https://bugzilla.tianocore.org/show_bug.cgi?id=1373 Replace BSD 2-Clause License with BSD+Patent License. This change is based on the following emails: https://lists.01.org/pipermail/edk2-devel/2019-February/036260.html https://lists.01.org/pipermail/edk2-devel/2018-October/030385.html RFCs with detailed process for the license change: V3: https://lists.01.org/pipermail/edk2-devel/2019-March/038116.html V2: https://lists.01.org/pipermail/edk2-devel/2019-March/037669.html V1: https://lists.01.org/pipermail/edk2-devel/2019-March/037500.html Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Michael D Kinney <michael.d.kinney@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
* MdePkg/BaseLib: Remove .S files for IA32 and X64 archShenglei Zhang2019-04-0311-883/+0
| | | | | | | | | | | | .nasm file has been added for X86 arch. .S assembly code is not required any more. https://bugzilla.tianocore.org/show_bug.cgi?id=1594 Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <liming.gao@intel.com> Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Shenglei Zhang <shenglei.zhang@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
* MdePkg/BaseLib: Add Shadow Stack Support for X86.Yao, Jiewen2019-02-282-2/+48
| | | | | | | | | | | | | | | | | | | | REF: https://bugzilla.tianocore.org/show_bug.cgi?id=1521 This patch adds SSP - shadow stack pointer to JumpBuffer. It will be used for the platform that enabled CET/ShadowStack. We add gEfiMdePkgTokenSpaceGuid.PcdControlFlowEnforcementPropertyMask to control the global enable/disable. Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <liming.gao@intel.com> Cc: Eric Dong <eric.dong@intel.com> Cc: Ray Ni <ray.ni@intel.com> Cc: Laszlo Ersek <lersek@redhat.com> Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Yao Jiewen <jiewen.yao@intel.com> Reviewed-by: Ray Ni <ray.ni@intel.com> Regression-tested-by: Laszlo Ersek <lersek@redhat.com>
* MdePkg/BaseLib: Add new AsmLfence APIHao Wu2018-09-301-0/+37
| | | | | | | | | | | | | | | | | | | | | | | | | | REF:https://bugzilla.tianocore.org/show_bug.cgi?id=1193 This commit will add a new BaseLib API AsmLfence(). This API will perform a serializing operation on all load-from-memory instructions that were issued prior to the call of this function. Please note that this API is only available on IA-32 and x64. The purpose of adding this API is to mitigate of the [CVE-2017-5753] Bounds Check Bypass issue when untrusted data are being processed within SMM. More details can be referred at the 'Bounds check bypass mitigation' section at the below link: https://software.intel.com/security-software-guidance/insights/host-firmware-speculative-execution-side-channel-mitigation Cc: Ard Biesheuvel <ard.biesheuvel@linaro.org> Cc: Leif Lindholm <leif.lindholm@linaro.org> Cc: Michael D Kinney <michael.d.kinney@intel.com> Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Hao Wu <hao.a.wu@intel.com> Reviewed-by: Jiewen Yao <jiewen.yao@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com> Acked-by: Laszlo Ersek <lersek@redhat.com> Regression-tested-by: Laszlo Ersek <lersek@redhat.com>
* MdePkg: Clean up source filesLiming Gao2018-06-289-141/+141
| | | | | | | | | 1. Do not use tab characters 2. No trailing white space in one line 3. All files must end with CRLF Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Liming Gao <liming.gao@intel.com>
* MdePkg: Remove X86 ASM and S filesLiming Gao2018-06-0780-3626/+0
| | | | | | | | | | | | NASM has replaced ASM and S files. 1. Remove ASM from all modules. 2. Remove S files from the drivers only. 3. https://bugzilla.tianocore.org/show_bug.cgi?id=881 After NASM is updated, S files can be removed from Library. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Liming Gao <liming.gao@intel.com> Reviewed-by: Michael Kinney <michael.d.kinney@intel.com>
* MdePkg/BaseLib: Add stack switch related definitions for IA32Jian J Wang2017-12-081-0/+37
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | The new definitions include two structures IA32_TASK_STATE_SEGMENT IA32_TSS_DESCRIPTOR two macros IA32_GDT_TYPE_TSS IA32_GDT_ALIGNMENT and one API VOID EFIAPI AsmWriteTr ( IN UINT16 Selector ); They're needed to setup task gate and interrupt stack table for stack switch. Cc: Michael D Kinney <michael.d.kinney@intel.com> Cc: Liming Gao <liming.gao@intel.com> Cc: Jiewen Yao <jiewen.yao@intel.com> Suggested-by: Ayellet Wolman <ayellet.wolman@intel.com> Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Jian J Wang <jian.j.wang@intel.com> Reviewed-by: Jeff Fan <vanjeff_919@hotmail.com> Reviewed-by: Jiewen.yao@intel.com
* MdePkg: Fix MSFT C4255 warningSong, BinX2017-11-141-1/+1
| | | | | | | | | | | | | | | | | | V2: Fix MSFT C4255 warning V1: Enable MSFT C4255 warning. From MSDN: Compiler Warning (level 4) C4255 function' : no function prototype given: converting '()' to '(void)' The compiler did not find an explicit list of arguments to a function. This warning is for the C compiler only. Cc: Liming Gao <liming.gao@intel.com> Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Bell Song <binx.song@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
* MdePkg/BaseLib: Add one wrapper on RdRand access for parameter check.Qin Long2016-11-163-30/+30
| | | | | | | | | | Add one wrapper implementation over assembly RdRand access to check possible NULL parameter, for better alignment with comment description. Cc: Liming Gao <liming.gao@intel.com> Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Qin Long <qin.long@intel.com> Reviewed-by: Liming Gao <liming.gao@intel.com>
* MdePkg BaseLib: Convert X64/ReadMsr64.asm to NASMJordan Justen2016-06-281-0/+40
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadMsr64.asm to X64/ReadMsr64.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteMsr64.asm to NASMJordan Justen2016-06-281-0/+41
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteMsr64.asm to X64/WriteMsr64.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/CpuBreakpoint.asm to NASMJordan Justen2016-06-281-0/+37
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/CpuBreakpoint.asm to X64/CpuBreakpoint.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadEflags.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadEflags.asm to X64/ReadEflags.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadCr0.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadCr0.asm to X64/ReadCr0.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadCr2.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadCr2.asm to X64/ReadCr2.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadCr3.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadCr3.asm to X64/ReadCr3.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadCr4.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadCr4.asm to X64/ReadCr4.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteCr0.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteCr0.asm to X64/WriteCr0.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteCr2.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteCr2.asm to X64/WriteCr2.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteCr3.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteCr3.asm to X64/WriteCr3.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteCr4.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteCr4.asm to X64/WriteCr4.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadDr0.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadDr0.asm to X64/ReadDr0.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadDr1.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadDr1.asm to X64/ReadDr1.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadDr2.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadDr2.asm to X64/ReadDr2.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadDr3.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadDr3.asm to X64/ReadDr3.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadDr4.asm to NASMJordan Justen2016-06-281-0/+42
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadDr4.asm to X64/ReadDr4.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadDr5.asm to NASMJordan Justen2016-06-281-0/+42
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadDr5.asm to X64/ReadDr5.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadDr6.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadDr6.asm to X64/ReadDr6.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadDr7.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadDr7.asm to X64/ReadDr7.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteDr0.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteDr0.asm to X64/WriteDr0.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteDr1.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteDr1.asm to X64/WriteDr1.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteDr2.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteDr2.asm to X64/WriteDr2.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteDr3.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteDr3.asm to X64/WriteDr3.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteDr4.asm to NASMJordan Justen2016-06-281-0/+43
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteDr4.asm to X64/WriteDr4.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteDr5.asm to NASMJordan Justen2016-06-281-0/+43
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteDr5.asm to X64/WriteDr5.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteDr6.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteDr6.asm to X64/WriteDr6.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/WriteDr7.asm to NASMJordan Justen2016-06-281-0/+39
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/WriteDr7.asm to X64/WriteDr7.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadCs.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadCs.asm to X64/ReadCs.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadDs.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadDs.asm to X64/ReadDs.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadEs.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadEs.asm to X64/ReadEs.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadFs.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadFs.asm to X64/ReadFs.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
* MdePkg BaseLib: Convert X64/ReadGs.asm to NASMJordan Justen2016-06-281-0/+38
| | | | | | | | The BaseTools/Scripts/ConvertMasmToNasm.py script was used to convert X64/ReadGs.asm to X64/ReadGs.nasm Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Jordan Justen <jordan.l.justen@intel.com>
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-27 02:23:16 +0000