1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
/* * * RISC-V cache operation encoding. * Copyright (c) 2023, Rivos Inc. All rights reserved.<BR> * SPDX-License-Identifier: BSD-2-Clause-Patent * */ .macro RISCVCMOFLUSH .word 0x25200f .endm .macro RISCVCMOINVALIDATE .word 0x05200f .endm .macro RISCVCMOCLEAN .word 0x15200f .endm