blob: 89f6272f118f27fa16c933cc7156160e72cab7c2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
|
## @file
# Instance of CPU Library for various architecture.
#
# CPU Library implemented using ASM functions for IA32, X64, ARM, AARCH64,
# PAL CALLs for IPF, and empty functions for EBC.
#
# Copyright (c) 2007 - 2022, Intel Corporation. All rights reserved.<BR>
# Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
# Portions copyright (c) 2011 - 2013, ARM Ltd. All rights reserved.<BR>
# Copyright (c) 2020, Hewlett Packard Enterprise Development LP. All rights reserved.<BR>
# Portions Copyright (c) 2022, Loongson Technology Corporation Limited. All rights reserved.<BR>
#
# SPDX-License-Identifier: BSD-2-Clause-Patent
#
#
##
[Defines]
INF_VERSION = 0x00010005
BASE_NAME = BaseCpuLib
MODULE_UNI_FILE = BaseCpuLib.uni
FILE_GUID = 4FBD2538-249C-4b50-8F4A-A9E66609CBF6
MODULE_TYPE = BASE
VERSION_STRING = 1.0
LIBRARY_CLASS = CpuLib
#
# VALID_ARCHITECTURES = IA32 X64 EBC ARM AARCH64 RISCV64 LOONGARCH64
#
[Sources.IA32, Sources.X64]
X86BaseCpuLib.c
[Sources.IA32]
Ia32/CpuSleep.c | MSFT
Ia32/CpuSleep.nasm| INTEL
Ia32/CpuSleepGcc.c | GCC
X86CpuFlushTlb.c
Ia32/InitializeFpu.nasm
[Sources.X64]
X86CpuFlushTlb.c
X64/CpuSleep.nasm
X64/InitializeFpu.nasm
[Sources.EBC]
Ebc/CpuSleepFlushTlb.c
[Sources.ARM]
Arm/CpuFlushTlb.asm | MSFT
Arm/CpuSleep.asm | MSFT
Arm/CpuFlushTlb.S | GCC
Arm/CpuSleep.S | GCC
[Sources.AARCH64]
AArch64/CpuFlushTlb.S | GCC
AArch64/CpuSleep.S | GCC
AArch64/CpuFlushTlb.asm | MSFT
AArch64/CpuSleep.asm | MSFT
[Sources.RISCV64]
RiscV/Cpu.S
[Sources.LOONGARCH64]
LoongArch/CpuFlushTlb.S | GCC
LoongArch/CpuSleep.S | GCC
LoongArch/InitializeFpu.S | GCC
LoongArch/EnableFpu.S | GCC
LoongArch/DisableFpu.S | GCC
[Packages]
MdePkg/MdePkg.dec
|
