1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
|
;------------------------------------------------------------------------------
;
; Copyright (c) 2006, Intel Corporation. All rights reserved.<BR>
; SPDX-License-Identifier: BSD-2-Clause-Patent
;
; Module Name:
;
; SetMem64.nasm
;
; Abstract:
;
; SetMem64 function
;
; Notes:
;
;------------------------------------------------------------------------------
SECTION .text
;------------------------------------------------------------------------------
; VOID *
; EFIAPI
; InternalMemSetMem64 (
; IN VOID *Buffer,
; IN UINTN Count,
; IN UINT64 Value
; )
;------------------------------------------------------------------------------
global ASM_PFX(InternalMemSetMem64)
ASM_PFX(InternalMemSetMem64):
mov eax, [esp + 4] ; eax <- Buffer
mov ecx, [esp + 8] ; ecx <- Count
test al, 8
mov edx, eax
movq xmm0, qword [esp + 12]
jz .0
movq qword [edx], xmm0
add edx, 8
dec ecx
.0:
push ebx
mov ebx, ecx
and ebx, 7
shr ecx, 3
jz @SetQwords
movlhps xmm0, xmm0
.1:
movntdq [edx], xmm0
movntdq [edx + 16], xmm0
movntdq [edx + 32], xmm0
movntdq [edx + 48], xmm0
lea edx, [edx + 64]
loop .1
mfence
@SetQwords:
test ebx, ebx
jz .3
mov ecx, ebx
.2
movq qword [edx], xmm0
lea edx, [edx + 8]
loop .2
.3:
pop ebx
ret
|
