summaryrefslogtreecommitdiffstats
path: root/spi25.c
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2018-03-13 18:14:52 +0100
committerNico Huber <nico.h@gmx.de>2018-10-03 13:14:57 +0000
commit86bddb5d52659f23531282db137350cbf7fb5992 (patch)
tree2f2b2da3f475065c9e86218b79ded18547c6b2c3 /spi25.c
parent57dbd64b33143964bb8eb91d33d72a2147f0091c (diff)
downloadflashrom-86bddb5d52659f23531282db137350cbf7fb5992.tar.gz
flashrom-86bddb5d52659f23531282db137350cbf7fb5992.tar.bz2
flashrom-86bddb5d52659f23531282db137350cbf7fb5992.zip
Enable 4BA mode for Spansion 25FL256S
4BA mode is entered by setting bit 7 for the extended address register. Change-Id: I807bf55d65763a9f48a6a3377f14f4e5288a7a4c Signed-off-by: Nico Huber <nico.h@gmx.de> Tested-by: Michael Fuckner <michael@fuckner.net> Reviewed-on: https://review.coreboot.org/25133 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Hendricks <david.hendricks@gmail.com>
Diffstat (limited to 'spi25.c')
-rw-r--r--spi25.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/spi25.c b/spi25.c
index 3b5e50ea4..f3a35a18f 100644
--- a/spi25.c
+++ b/spi25.c
@@ -849,6 +849,8 @@ static int spi_enter_exit_4ba(struct flashctx *const flash, const bool enter)
ret = spi_send_command(flash, sizeof(cmd), 0, &cmd, NULL);
else if (flash->chip->feature_bits & FEATURE_4BA_ENTER_WREN)
ret = spi_simple_write_cmd(flash, cmd, 0);
+ else if (flash->chip->feature_bits & FEATURE_4BA_ENTER_EAR7)
+ ret = spi_set_extended_address(flash, enter ? 0x80 : 0x00);
if (!ret)
flash->in_4ba_mode = enter;