diff options
author | Serge Semin <Sergey.Semin@baikalelectronics.ru> | 2020-07-31 23:08:22 +0300 |
---|---|---|
committer | Vinod Koul <vkoul@kernel.org> | 2020-08-17 11:58:30 +0530 |
commit | 7b9599bb9a1bee714152720a2f4b269c3a119973 (patch) | |
tree | c7a66eb644176dc82ffc71ce0c37323f184d11a1 | |
parent | 1d220435cab3bf74193ca1949059a1975e53619c (diff) | |
download | linux-stable-7b9599bb9a1bee714152720a2f4b269c3a119973.tar.gz linux-stable-7b9599bb9a1bee714152720a2f4b269c3a119973.tar.bz2 linux-stable-7b9599bb9a1bee714152720a2f4b269c3a119973.zip |
dt-bindings: dma: dw: Add optional DMA-channels mask cell support
Each DW DMA controller channel can be synthesized with different
parameters like maximum burst-length, multi-block support, maximum data
width, etc. Most of these parameters determine the DW DMAC channels
performance in its own aspect. On the other hand these parameters can
be implicitly responsible for the channels performance degradation
(for instance multi-block support is a very useful feature, but having
it disabled during the DW DMAC synthesize will provide a more optimized
core). Since DMA slave devices may have critical dependency on the DMA
engine performance, let's provide a way for the slave devices to have
the DMA-channels allocated from a pool of the channels, which according
to the system engineer fulfill their performance requirements.
The pool is determined by a mask optionally specified in the fifth
DMA-cell of the DMA DT-property. If the fifth cell is omitted from the
phandle arguments or the mask is zero, then the allocation will be
performed from a set of all channels provided by the DMA controller.
Signed-off-by: Serge Semin <Sergey.Semin@baikalelectronics.ru>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20200731200826.9292-2-Sergey.Semin@baikalelectronics.ru
Signed-off-by: Vinod Koul <vkoul@kernel.org>
-rw-r--r-- | Documentation/devicetree/bindings/dma/snps,dma-spear1340.yaml | 7 |
1 files changed, 5 insertions, 2 deletions
diff --git a/Documentation/devicetree/bindings/dma/snps,dma-spear1340.yaml b/Documentation/devicetree/bindings/dma/snps,dma-spear1340.yaml index 20870f5c14dd..ef1d6879c158 100644 --- a/Documentation/devicetree/bindings/dma/snps,dma-spear1340.yaml +++ b/Documentation/devicetree/bindings/dma/snps,dma-spear1340.yaml @@ -18,12 +18,15 @@ properties: const: snps,dma-spear1340 "#dma-cells": - const: 3 + minimum: 3 + maximum: 4 description: | First cell is a phandle pointing to the DMA controller. Second one is the DMA request line number. Third cell is the memory master identifier for transfers on dynamically allocated channel. Fourth cell is the - peripheral master identifier for transfers on an allocated channel. + peripheral master identifier for transfers on an allocated channel. Fifth + cell is an optional mask of the DMA channels permitted to be allocated + for the corresponding client device. reg: maxItems: 1 |