diff options
author | Neil Armstrong <narmstrong@baylibre.com> | 2016-04-18 12:01:36 +0200 |
---|---|---|
committer | Stephen Boyd <sboyd@codeaurora.org> | 2016-04-21 14:20:15 -0700 |
commit | 624b5ea624f368e8755304bc63a5ee5d0a899dcb (patch) | |
tree | 296082c3b8cd444a3e878477f160451187e0001b /Documentation/devicetree/bindings/clock | |
parent | 0bbd72b4c64fc0803a6efd86ea151184bf553f97 (diff) | |
download | linux-stable-624b5ea624f368e8755304bc63a5ee5d0a899dcb.tar.gz linux-stable-624b5ea624f368e8755304bc63a5ee5d0a899dcb.tar.bz2 linux-stable-624b5ea624f368e8755304bc63a5ee5d0a899dcb.zip |
dt-bindings: Add Oxford Semiconductor OXNAS Standard Clocks bindings
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Diffstat (limited to 'Documentation/devicetree/bindings/clock')
-rw-r--r-- | Documentation/devicetree/bindings/clock/oxnas,stdclk.txt | 35 |
1 files changed, 35 insertions, 0 deletions
diff --git a/Documentation/devicetree/bindings/clock/oxnas,stdclk.txt b/Documentation/devicetree/bindings/clock/oxnas,stdclk.txt new file mode 100644 index 000000000000..208cca6ac4ec --- /dev/null +++ b/Documentation/devicetree/bindings/clock/oxnas,stdclk.txt @@ -0,0 +1,35 @@ +Oxford Semiconductor OXNAS SoC Family Standard Clocks +================================================ + +Please also refer to clock-bindings.txt in this directory for common clock +bindings usage. + +Required properties: +- compatible: Should be "oxsemi,ox810se-stdclk" +- #clock-cells: 1, see below + +Parent node should have the following properties : +- compatible: Should be "oxsemi,ox810se-sys-ctrl", "syscon", "simple-mfd" + +For OX810SE, the clock indices are : + - 0: LEON + - 1: DMA_SGDMA + - 2: CIPHER + - 3: SATA + - 4: AUDIO + - 5: USBMPH + - 6: ETHA + - 7: PCIA + - 8: NAND + +example: + +sys: sys-ctrl@000000 { + compatible = "oxsemi,ox810se-sys-ctrl", "syscon", "simple-mfd"; + reg = <0x000000 0x100000>; + + stdclk: stdclk { + compatible = "oxsemi,ox810se-stdclk"; + #clock-cells = <1>; + }; +}; |