summaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/display/msm
diff options
context:
space:
mode:
authorMarijn Suijten <marijn.suijten@somainline.org>2023-07-23 18:08:46 +0200
committerDmitry Baryshkov <dmitry.baryshkov@linaro.org>2023-07-27 16:33:44 +0300
commit8225df64fc3086e57014d98c5fbcd495cc7ce2dc (patch)
tree467d379d655452fdf9a719394e600c57f53b4848 /Documentation/devicetree/bindings/display/msm
parentbb49fa7051d777bd2be9bdf514304b22ff56d74c (diff)
downloadlinux-stable-8225df64fc3086e57014d98c5fbcd495cc7ce2dc.tar.gz
linux-stable-8225df64fc3086e57014d98c5fbcd495cc7ce2dc.tar.bz2
linux-stable-8225df64fc3086e57014d98c5fbcd495cc7ce2dc.zip
dt-bindings: display/msm: sc7180-dpu: Describe SM6125
SM6125 is identical to SM6375 including the throttle clock that is also provided to the MDP node downstream. Note that any SoC other than SM6375 (currently SC7180 and SM6350) has an unconstrained maximum number of clocks and could either pass or leave out this "throttle" clock. Signed-off-by: Marijn Suijten <marijn.suijten@somainline.org> Patchwork: https://patchwork.freedesktop.org/patch/548972/ Link: https://lore.kernel.org/r/20230723-sm6125-dpu-v4-8-a3f287dd6c07@somainline.org Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Diffstat (limited to 'Documentation/devicetree/bindings/display/msm')
-rw-r--r--Documentation/devicetree/bindings/display/msm/qcom,sc7180-dpu.yaml5
1 files changed, 4 insertions, 1 deletions
diff --git a/Documentation/devicetree/bindings/display/msm/qcom,sc7180-dpu.yaml b/Documentation/devicetree/bindings/display/msm/qcom,sc7180-dpu.yaml
index 630b11480496..ea75f0f95d5c 100644
--- a/Documentation/devicetree/bindings/display/msm/qcom,sc7180-dpu.yaml
+++ b/Documentation/devicetree/bindings/display/msm/qcom,sc7180-dpu.yaml
@@ -15,6 +15,7 @@ properties:
compatible:
enum:
- qcom,sc7180-dpu
+ - qcom,sm6125-dpu
- qcom,sm6350-dpu
- qcom,sm6375-dpu
@@ -63,7 +64,9 @@ allOf:
- if:
properties:
compatible:
- const: qcom,sm6375-dpu
+ enum:
+ - qcom,sm6375-dpu
+ - qcom,sm6125-dpu
then:
properties: