diff options
author | Rafael J. Wysocki <rafael.j.wysocki@intel.com> | 2022-01-10 18:00:31 +0100 |
---|---|---|
committer | Rafael J. Wysocki <rafael.j.wysocki@intel.com> | 2022-01-10 18:00:31 +0100 |
commit | 78e6e4dfd8f0cbb477a6f9571123edcbd5873c28 (patch) | |
tree | 1bfc1f2215481b45ccc83279533be83f4d66940c /Documentation/power | |
parent | c001a52df4b6f90bfbfb4a6d6721aa7cd2bf2ebd (diff) | |
parent | ffb9bfa8e470fe3035a551f655a6b4c4885bfc2f (diff) | |
parent | 702f21db4995f2784b4d24d3517ba1c6e938a464 (diff) | |
parent | 36fd3609d0dd768404c205c805893e63e078d201 (diff) | |
download | linux-stable-78e6e4dfd8f0cbb477a6f9571123edcbd5873c28.tar.gz linux-stable-78e6e4dfd8f0cbb477a6f9571123edcbd5873c28.tar.bz2 linux-stable-78e6e4dfd8f0cbb477a6f9571123edcbd5873c28.zip |
Merge branches 'pm-opp', 'pm-devfreq' and 'powercap'
Merge an operating performance points (OPP) update, devfreq updates
and power capping updates for 5.17-rc1:
- Update outdated OPP documentation (Tang Yizhou).
- Reduce log severity for informative message regarding frequency
transition failures in devfreq (Tzung-Bi Shih).
- Add DRAM frequency controller devfreq driver for Allwinner sunXi
SoCs (Samuel Holland).
- Add missing COMMON_CLK dependency to the sun8i devfreq driver (Arnd
Bergmann).
- Add support for new layout of Psys PowerLimit Register on SPR to
the Intel RAPL power capping driver (Zhang Rui).
- Fix typo in a comment in idle_inject.c (Jason Wang).
- Remove unused function definition from the DTPM (Dynamit Thermal
Power Management) power capping framework (Daniel Lezcano).
- Reduce DTPM trace verbosity (Daniel Lezcano).
* pm-opp:
Documentation: power: Update outdated contents in opp.rst
* pm-devfreq:
PM / devfreq: Reduce log severity for informative message
PM / devfreq: sun8i: addd COMMON_CLK dependency
PM / devfreq: Add a driver for the sun8i/sun50i MBUS
* powercap:
powercap/drivers/dtpm: Reduce trace verbosity
powercap/drivers/dtpm: Remove unused function definition
powercap: fix typo in a comment in idle_inject.c
powercap: intel_rapl: support new layout of Psys PowerLimit Register on SPR