diff options
author | Richard Weinberger <richard@nod.at> | 2021-04-15 21:14:51 +0200 |
---|---|---|
committer | Richard Weinberger <richard@nod.at> | 2021-04-15 21:14:51 +0200 |
commit | ef4ed780d005d65b1a70ba7803233cace93a73ac (patch) | |
tree | 8e30fbe16f3634ee8f2274e5ab5acb27f07edf2d /arch/arc | |
parent | 256437ebda641c49abbbe919becc16f75848380b (diff) | |
parent | 32cbc7cb70b07041e82f897f96b3035358470b14 (diff) | |
download | linux-stable-ef4ed780d005d65b1a70ba7803233cace93a73ac.tar.gz linux-stable-ef4ed780d005d65b1a70ba7803233cace93a73ac.tar.bz2 linux-stable-ef4ed780d005d65b1a70ba7803233cace93a73ac.zip |
Merge tag 'nand/for-5.13' of git://git.kernel.org/pub/scm/linux/kernel/git/mtd/linux into mtd/next
MTD core:
* Handle possible -EPROBE_DEFER from parse_mtd_partitions()
NAND core:
* Fix error handling in nand_prog_page_op() (x2)
* Add a helper to retrieve the number of ECC bytes per step
* Add a helper to retrieve the number of ECC steps
* Let ECC engines advertize the exact number of steps
* ECC Hamming:
- Populate the public nsteps field
- Use the public nsteps field
* ECC BCH:
- Populate the public nsteps field
- Use the public nsteps field
Raw NAND core:
* Add support for secure regions in NAND memory
* Try not to use the ECC private structures
* Remove duplicate include in rawnand.h
* BBT:
- Skip bad blocks when searching for the BBT in NAND
Raw NAND controller drivers:
* Qcom:
- Convert bindings to YAML
- Use dma_mapping_error() for error check
- Add missing nand_cleanup() in error path
- Return actual error code instead of -ENODEV
- Update last code word register
- Add helper to configure location register
- Rename parameter name in macro
- Add helper to check last code word
- Convert nandc to chip in Read/Write helper
- Update register macro name for 0x2c offset
* GPMI:
- Fix a double free in gpmi_nand_init
* Rockchip:
- Use flexible-array member instead of zero-length array
* Atmel:
- Update ecc_stats.corrected counter
* MXC:
- Remove unneeded of_match_ptr()
* R852:
- replace spin_lock_irqsave by spin_lock in hard IRQ
* Brcmnand:
- Move to polling in pio mode on oops write
- Read/write oob during EDU transfer
- Fix OOB R/W with Hamming ECC
* FSMC:
- Fix error code in fsmc_nand_probe()
* OMAP:
- Use ECC information from the generic structures
SPI-NAND core:
* Add missing MODULE_DEVICE_TABLE()
SPI-NAND drivers:
* gigadevice: Support GD5F1GQ5UExxG
Diffstat (limited to 'arch/arc')
0 files changed, 0 insertions, 0 deletions