diff options
| author | Ben Dooks <ben-linux@fluff.org> | 2010-05-03 17:19:49 +0900 |
|---|---|---|
| committer | Ben Dooks <ben-linux@fluff.org> | 2010-05-06 09:32:13 +0900 |
| commit | 7ced5eab39809539e8fc7f3fb561bd3001d535e7 (patch) | |
| tree | 67e1a351198da8f33f20e34228becc231af3ae44 /arch/arm/mach-s3c2410/include/mach/regs-gpio.h | |
| parent | 1ec7269fd8b05044f2cb4059b679e053d57460f5 (diff) | |
| download | linux-stable-7ced5eab39809539e8fc7f3fb561bd3001d535e7.tar.gz linux-stable-7ced5eab39809539e8fc7f3fb561bd3001d535e7.tar.bz2 linux-stable-7ced5eab39809539e8fc7f3fb561bd3001d535e7.zip | |
ARM: S3C24XX: Add extended GPIO used on S3C2443 and beyond
Add the GPIO banks that are used on the S3C2443 and above to the
list of available GPIOS.
Currently we do not have any limit on the SoC GPIO, so these are
being registered whether the SoC has them or not. It is currently
up to the user not to try and use them.
Signed-off-by: Ben Dooks <ben-linux@fluff.org>
Diffstat (limited to 'arch/arm/mach-s3c2410/include/mach/regs-gpio.h')
| -rw-r--r-- | arch/arm/mach-s3c2410/include/mach/regs-gpio.h | 17 |
1 files changed, 17 insertions, 0 deletions
diff --git a/arch/arm/mach-s3c2410/include/mach/regs-gpio.h b/arch/arm/mach-s3c2410/include/mach/regs-gpio.h index fd672f330bf2..821b966bf05a 100644 --- a/arch/arm/mach-s3c2410/include/mach/regs-gpio.h +++ b/arch/arm/mach-s3c2410/include/mach/regs-gpio.h @@ -639,6 +639,23 @@ * for the 2412/2413 from the 2410/2440/2442 */ +/* S3C2443 and above */ +#define S3C2440_GPJCON S3C2410_GPIOREG(0xD0) +#define S3C2440_GPJDAT S3C2410_GPIOREG(0xD4) +#define S3C2440_GPJUP S3C2410_GPIOREG(0xD8) + +#define S3C2443_GPKCON S3C2410_GPIOREG(0xE0) +#define S3C2443_GPKDAT S3C2410_GPIOREG(0xE4) +#define S3C2443_GPKUP S3C2410_GPIOREG(0xE8) + +#define S3C2443_GPLCON S3C2410_GPIOREG(0xF0) +#define S3C2443_GPLDAT S3C2410_GPIOREG(0xF4) +#define S3C2443_GPLUP S3C2410_GPIOREG(0xF8) + +#define S3C2443_GPMCON S3C2410_GPIOREG(0x100) +#define S3C2443_GPMDAT S3C2410_GPIOREG(0x104) +#define S3C2443_GPMUP S3C2410_GPIOREG(0x108) + /* miscellaneous control */ #define S3C2400_MISCCR S3C2410_GPIOREG(0x54) #define S3C2410_MISCCR S3C2410_GPIOREG(0x80) |