summaryrefslogtreecommitdiffstats
path: root/arch/arm64/boot/dts/qcom/sdm845-xiaomi-polaris.dts
diff options
context:
space:
mode:
authorKrzysztof Kozlowski <krzysztof.kozlowski@linaro.org>2022-08-02 17:39:45 +0200
committerBjorn Andersson <andersson@kernel.org>2022-08-29 17:18:23 -0500
commit36c9d012f193747d42af80b634217addd974c522 (patch)
tree096f946184efed19ebbf0dd98aa9d7409f3f5633 /arch/arm64/boot/dts/qcom/sdm845-xiaomi-polaris.dts
parenta64f7d415281db0b727911de0035809f756b10d7 (diff)
downloadlinux-stable-36c9d012f193747d42af80b634217addd974c522.tar.gz
linux-stable-36c9d012f193747d42af80b634217addd974c522.tar.bz2
linux-stable-36c9d012f193747d42af80b634217addd974c522.zip
arm64: dts: qcom: use GPIO flags for tlmm
Use respective GPIO_ACTIVE_LOW/HIGH flags for tlmm GPIOs. Include gpio.h header if this is first usage of that flag. Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Reviewed-by: Konrad Dybcio <konrad.dybcio@somainline.org> Signed-off-by: Bjorn Andersson <andersson@kernel.org> Link: https://lore.kernel.org/r/20220802153947.44457-4-krzysztof.kozlowski@linaro.org
Diffstat (limited to 'arch/arm64/boot/dts/qcom/sdm845-xiaomi-polaris.dts')
-rw-r--r--arch/arm64/boot/dts/qcom/sdm845-xiaomi-polaris.dts4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/qcom/sdm845-xiaomi-polaris.dts b/arch/arm64/boot/dts/qcom/sdm845-xiaomi-polaris.dts
index dba7c2693ff5..fc0505e9320f 100644
--- a/arch/arm64/boot/dts/qcom/sdm845-xiaomi-polaris.dts
+++ b/arch/arm64/boot/dts/qcom/sdm845-xiaomi-polaris.dts
@@ -126,7 +126,7 @@
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <1800000>;
- gpio = <&tlmm 23 0>;
+ gpio = <&tlmm 23 GPIO_ACTIVE_HIGH>;
regulator-always-on;
regulator-boot-on;
enable-active-high;
@@ -712,7 +712,7 @@
pinctrl-names = "default";
clock-names = "extclk";
clocks = <&rpmhcc RPMH_LN_BB_CLK2>;
- reset-gpios = <&tlmm 64 0>;
+ reset-gpios = <&tlmm 64 GPIO_ACTIVE_HIGH>;
vdd-buck-sido-supply = <&vreg_s4a_1p8>;
vdd-buck-supply = <&vreg_s4a_1p8>;
vdd-tx-supply = <&vreg_s4a_1p8>;