diff options
author | Masahiro Yamada <yamada.masahiro@socionext.com> | 2016-10-17 00:42:42 +0900 |
---|---|---|
committer | Masahiro Yamada <yamada.masahiro@socionext.com> | 2016-11-05 13:25:16 +0900 |
commit | 1ef64af81716c8191c11792a297371277ab86ef2 (patch) | |
tree | 2fc37a8590f4eda328278636b270048406c675ea /arch/arm64/boot/dts/socionext | |
parent | 2f81137f034765078399354ef6e9659259a77ae2 (diff) | |
download | linux-stable-1ef64af81716c8191c11792a297371277ab86ef2.tar.gz linux-stable-1ef64af81716c8191c11792a297371277ab86ef2.tar.bz2 linux-stable-1ef64af81716c8191c11792a297371277ab86ef2.zip |
arm64: dts: uniphier: increase register region size of sysctrl node
The System Control node has 0x10000 byte of registers. The current
reg size must be expanded to use the cpufreq driver because the
registers controlling CPU frequency are located at offset 0x8000.
Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
Diffstat (limited to 'arch/arm64/boot/dts/socionext')
-rw-r--r-- | arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi | 2 | ||||
-rw-r--r-- | arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi | 2 |
2 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi b/arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi index 17bc4b359912..73e0acfd4f98 100644 --- a/arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi +++ b/arch/arm64/boot/dts/socionext/uniphier-ld11.dtsi @@ -323,7 +323,7 @@ sysctrl@61840000 { compatible = "socionext,uniphier-ld11-sysctrl", "simple-mfd", "syscon"; - reg = <0x61840000 0x4000>; + reg = <0x61840000 0x10000>; sys_clk: clock { compatible = "socionext,uniphier-ld11-clock"; diff --git a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi index c8ebe7e52809..eaf260823084 100644 --- a/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi +++ b/arch/arm64/boot/dts/socionext/uniphier-ld20.dtsi @@ -312,7 +312,7 @@ sysctrl@61840000 { compatible = "socionext,uniphier-sysctrl", "simple-mfd", "syscon"; - reg = <0x61840000 0x4000>; + reg = <0x61840000 0x10000>; sys_clk: clock { compatible = "socionext,uniphier-ld20-clock"; |