diff options
author | Anson Huang <anson.huang@nxp.com> | 2019-04-09 05:00:01 +0000 |
---|---|---|
committer | Shawn Guo <shawnguo@kernel.org> | 2019-04-22 09:26:04 +0800 |
commit | 6b2bcbd8f9dbde57cc0400497944822bc8884b91 (patch) | |
tree | 410740135f6c2620443e1a5a86029a7732ff89f6 /arch/arm64/boot | |
parent | 45d2c84eb3a2d01af554f85b9ba67e3a3189d7b9 (diff) | |
download | linux-stable-6b2bcbd8f9dbde57cc0400497944822bc8884b91.tar.gz linux-stable-6b2bcbd8f9dbde57cc0400497944822bc8884b91.tar.bz2 linux-stable-6b2bcbd8f9dbde57cc0400497944822bc8884b91.zip |
arm64: dts: imx8qxp: enable scu general irq channel
On i.MX8QXP, SCU uses MU1 general interrupt channel #3 to notify
user for IRQs of RTC alarm, thermal alarm and WDOG etc., mailbox
RX doorbell mode is used for this function, this patch adds
support for it.
Signed-off-by: Anson Huang <Anson.Huang@nxp.com>
Reviewed-by: Dong Aisheng <aisheng.dong@nxp.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
Diffstat (limited to 'arch/arm64/boot')
-rw-r--r-- | arch/arm64/boot/dts/freescale/imx8qxp.dtsi | 7 |
1 files changed, 5 insertions, 2 deletions
diff --git a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi index 99d59109c1a7..0683ee2a48ae 100644 --- a/arch/arm64/boot/dts/freescale/imx8qxp.dtsi +++ b/arch/arm64/boot/dts/freescale/imx8qxp.dtsi @@ -21,6 +21,7 @@ mmc1 = &usdhc2; mmc2 = &usdhc3; serial0 = &adma_lpuart0; + mu1 = &lsio_mu1; }; cpus { @@ -117,7 +118,8 @@ scu { compatible = "fsl,imx-scu"; mbox-names = "tx0", "tx1", "tx2", "tx3", - "rx0", "rx1", "rx2", "rx3"; + "rx0", "rx1", "rx2", "rx3", + "gip3"; mboxes = <&lsio_mu1 0 0 &lsio_mu1 0 1 &lsio_mu1 0 2 @@ -125,7 +127,8 @@ &lsio_mu1 1 0 &lsio_mu1 1 1 &lsio_mu1 1 2 - &lsio_mu1 1 3>; + &lsio_mu1 1 3 + &lsio_mu1 3 3>; clk: clock-controller { compatible = "fsl,imx8qxp-clk"; |