diff options
author | Florian Fainelli <florian@openwrt.org> | 2013-07-17 17:56:31 +0000 |
---|---|---|
committer | Ralf Baechle <ralf@linux-mips.org> | 2013-07-19 10:09:59 +0200 |
commit | 976f39b139cdd06a88a5aadd8202b0c30cac9cda (patch) | |
tree | c447aaf4ef6bd8032b51a72af7346219b8b1dc9c /arch/mips/mm/tlbex.c | |
parent | a47bde9b7cbeb87dbb1c5554e90b770d3cc06c5c (diff) | |
download | linux-stable-976f39b139cdd06a88a5aadd8202b0c30cac9cda.tar.gz linux-stable-976f39b139cdd06a88a5aadd8202b0c30cac9cda.tar.bz2 linux-stable-976f39b139cdd06a88a5aadd8202b0c30cac9cda.zip |
MIPS: BMIPS: Fix thinko to release slave TP from reset
Commit 4df715aa ["MIPS: BMIPS: support booting from physical CPU other
than 0"] introduced a thinko which will prevents slave CPUs from being
released from reset on systems where we boot from TP0. The problem is
that we are checking whether the slave CPU logical CPU map is 0, which
is never true for systems booting from TP0, so we do not release the
slave TP from reset and we are just stuck. Fix this by properly checking
that the CPU we intend to boot really is the physical slave CPU (logical
and physical value being 1).
Signed-off-by: Florian Fainelli <florian@openwrt.org>
Cc: linux-mips@linux-mips.org
Cc: blogic@openwrt.org
Cc: jogo@openwrt.org
Cc: cernekee@gmail.com
Cc: Florian Fainelli <florian@openwrt.org>
Patchwork: https://patchwork.linux-mips.org/patch/5598/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
Diffstat (limited to 'arch/mips/mm/tlbex.c')
0 files changed, 0 insertions, 0 deletions