diff options
| author | Madhavan Srinivasan <maddy@linux.vnet.ibm.com> | 2018-12-10 09:29:05 +0530 |
|---|---|---|
| committer | Michael Ellerman <mpe@ellerman.id.au> | 2019-01-31 10:38:27 +1100 |
| commit | ab4510e9ac6dcdd5e9ec0380bec279b5ae97ce10 (patch) | |
| tree | 14d7ec122184aba6d6099dade1f24d8daeb4b049 /arch/powerpc/perf/power9-events-list.h | |
| parent | 865a9432d16fe2f40a1a52005fd30778056c7921 (diff) | |
| download | linux-stable-ab4510e9ac6dcdd5e9ec0380bec279b5ae97ce10.tar.gz linux-stable-ab4510e9ac6dcdd5e9ec0380bec279b5ae97ce10.tar.bz2 linux-stable-ab4510e9ac6dcdd5e9ec0380bec279b5ae97ce10.zip | |
powerpc/perf: Add mem access events to sysfs
Add mem-loads/mem-stores events to sysfs.
The event is formed based on raw event encoding.
Primary PMU event used here is PM_MRK_INST_CMPL
along with MMCRA[SM] modes and Thresholding bit
Signed-off-by: Madhavan Srinivasan <maddy@linux.vnet.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Diffstat (limited to 'arch/powerpc/perf/power9-events-list.h')
| -rw-r--r-- | arch/powerpc/perf/power9-events-list.h | 24 |
1 files changed, 24 insertions, 0 deletions
diff --git a/arch/powerpc/perf/power9-events-list.h b/arch/powerpc/perf/power9-events-list.h index 7de344b7d9cc..063c9d9f2516 100644 --- a/arch/powerpc/perf/power9-events-list.h +++ b/arch/powerpc/perf/power9-events-list.h @@ -97,3 +97,27 @@ EVENT(PM_MRK_DTLB_MISS_64K, 0x3d156) EVENT(PM_DTLB_MISS_16M, 0x4c056) EVENT(PM_DTLB_MISS_1G, 0x4c05a) EVENT(PM_MRK_DTLB_MISS_16M, 0x4c15e) + +/* + * Memory Access Events + * + * Primary PMU event used here is PM_MRK_INST_CMPL (0x401e0) + * To enable capturing of memory profiling, these MMCRA bits + * needs to be programmed and corresponding raw event format + * encoding. + * + * MMCRA bits encoding needed are + * SM (Sampling Mode) + * EM (Eligibility for Random Sampling) + * TECE (Threshold Event Counter Event) + * TS (Threshold Start Event) + * TE (Threshold End Event) + * + * Corresponding Raw Encoding bits: + * sample [EM,SM] + * thresh_sel (TECE) + * thresh start (TS) + * thresh end (TE) + */ +EVENT(MEM_LOADS, 0x34340401e0) +EVENT(MEM_STORES, 0x343c0401e0) |