diff options
author | Jerome Brunet <jbrunet@baylibre.com> | 2019-05-13 14:31:12 +0200 |
---|---|---|
committer | Jerome Brunet <jbrunet@baylibre.com> | 2019-05-20 12:19:29 +0200 |
commit | 19855c8276fec011afd8617a634eb62a29e6b871 (patch) | |
tree | a984e06da640bedbfff89794ec3a91adc9778347 /drivers/clk/meson/clk-mpll.h | |
parent | dc4e62d373f881cbf51513296a6db7806516a01a (diff) | |
download | linux-stable-19855c8276fec011afd8617a634eb62a29e6b871.tar.gz linux-stable-19855c8276fec011afd8617a634eb62a29e6b871.tar.bz2 linux-stable-19855c8276fec011afd8617a634eb62a29e6b871.zip |
clk: meson: mpll: add init callback and regs
Until now (gx and axg), the mpll setting on boot (whatever the
bootloader) was good enough to generate a clean fractional division.
It is not the case on the g12a. While moving away from the vendor u-boot,
it was noticed the fractional part of the divider was no longer applied.
Like on the pll, some magic settings need to applied on the mpll
register.
This change adds the ability to do that on the mpll driver.
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
Diffstat (limited to 'drivers/clk/meson/clk-mpll.h')
-rw-r--r-- | drivers/clk/meson/clk-mpll.h | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/drivers/clk/meson/clk-mpll.h b/drivers/clk/meson/clk-mpll.h index 0f948430fed4..a991d568c43a 100644 --- a/drivers/clk/meson/clk-mpll.h +++ b/drivers/clk/meson/clk-mpll.h @@ -18,6 +18,8 @@ struct meson_clk_mpll_data { struct parm n2; struct parm ssen; struct parm misc; + const struct reg_sequence *init_regs; + unsigned int init_count; spinlock_t *lock; u8 flags; }; |