diff options
| author | Heiko Stuebner <heiko@sntech.de> | 2015-12-01 22:23:45 +0100 |
|---|---|---|
| committer | Heiko Stuebner <heiko@sntech.de> | 2015-12-03 16:20:02 +0100 |
| commit | 8ad0df33c62d706f925a5910701255759a68c2e5 (patch) | |
| tree | e034afae6f6805debc1b30d1354d55cdafc34dc5 /drivers/clk/rockchip | |
| parent | 941c4d3f11c9b591f7762d125b7977ceffb1fa7c (diff) | |
| download | linux-stable-8ad0df33c62d706f925a5910701255759a68c2e5.tar.gz linux-stable-8ad0df33c62d706f925a5910701255759a68c2e5.tar.bz2 linux-stable-8ad0df33c62d706f925a5910701255759a68c2e5.zip | |
clk: rockchip: fix rk3368 cpuclk divider offsets
Due to a copy-paste error the the rk3368 cpuclk settings were acessing
rk3288-specific register offsets. This never caused problems till now,
as cpu frequency scaling in't used currently at all.
Reported-by: Xing Zheng <zhengxing@rock-chips.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'drivers/clk/rockchip')
| -rw-r--r-- | drivers/clk/rockchip/clk-rk3368.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/drivers/clk/rockchip/clk-rk3368.c b/drivers/clk/rockchip/clk-rk3368.c index 4d2e7e56ee68..1faf1602a3fc 100644 --- a/drivers/clk/rockchip/clk-rk3368.c +++ b/drivers/clk/rockchip/clk-rk3368.c @@ -184,13 +184,13 @@ static const struct rockchip_cpuclk_reg_data rk3368_cpuclkl_data = { #define RK3368_CLKSEL0(_offs, _aclkm) \ { \ - .reg = RK3288_CLKSEL_CON(0 + _offs), \ + .reg = RK3368_CLKSEL_CON(0 + _offs), \ .val = HIWORD_UPDATE(_aclkm, RK3368_DIV_ACLKM_MASK, \ RK3368_DIV_ACLKM_SHIFT), \ } #define RK3368_CLKSEL1(_offs, _atclk, _pdbg) \ { \ - .reg = RK3288_CLKSEL_CON(1 + _offs), \ + .reg = RK3368_CLKSEL_CON(1 + _offs), \ .val = HIWORD_UPDATE(_atclk, RK3368_DIV_ATCLK_MASK, \ RK3368_DIV_ATCLK_SHIFT) | \ HIWORD_UPDATE(_pdbg, RK3368_DIV_PCLK_DBG_MASK, \ |