diff options
author | Heiko Stuebner <heiko@sntech.de> | 2019-06-15 14:23:28 +0200 |
---|---|---|
committer | Heiko Stuebner <heiko@sntech.de> | 2019-06-27 11:02:17 +0200 |
commit | d59fca075cf829bb972359f48b9b5b2cee863432 (patch) | |
tree | 5ff16966438438748bb41d6f99f590e9a125b55c /drivers/clk/rockchip | |
parent | 92de4cecf7d1302682b04a0eb01b957830efd5bd (diff) | |
download | linux-stable-d59fca075cf829bb972359f48b9b5b2cee863432.tar.gz linux-stable-d59fca075cf829bb972359f48b9b5b2cee863432.tar.bz2 linux-stable-d59fca075cf829bb972359f48b9b5b2cee863432.zip |
clk: rockchip: add watchdog pclk on rk3328
The watchdog pclk is controlled from the secure GRF but we still
want to mention it explicitly to not use arbitary parent clocks
in the devicetree wdt node, so add a SGRF_GATE for it.
Suggested-by: Leonidas P. Papadakos <papadakospan@gmail.com>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat (limited to 'drivers/clk/rockchip')
-rw-r--r-- | drivers/clk/rockchip/clk-rk3328.c | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/drivers/clk/rockchip/clk-rk3328.c b/drivers/clk/rockchip/clk-rk3328.c index 9b03c1abf19c..cc88532662a6 100644 --- a/drivers/clk/rockchip/clk-rk3328.c +++ b/drivers/clk/rockchip/clk-rk3328.c @@ -800,6 +800,9 @@ static struct rockchip_clk_branch rk3328_clk_branches[] __initdata = { GATE(PCLK_SARADC, "pclk_saradc", "pclk_bus", 0, RK3328_CLKGATE_CON(17), 15, GFLAGS), GATE(0, "pclk_pmu", "pclk_bus", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(28), 3, GFLAGS), + /* Watchdog pclk is controlled from the secure GRF */ + SGRF_GATE(PCLK_WDT, "pclk_wdt", "pclk_bus"), + GATE(PCLK_USB3PHY_OTG, "pclk_usb3phy_otg", "pclk_phy_pre", 0, RK3328_CLKGATE_CON(28), 1, GFLAGS), GATE(PCLK_USB3PHY_PIPE, "pclk_usb3phy_pipe", "pclk_phy_pre", 0, RK3328_CLKGATE_CON(28), 2, GFLAGS), GATE(PCLK_USB3_GRF, "pclk_usb3_grf", "pclk_phy_pre", CLK_IGNORE_UNUSED, RK3328_CLKGATE_CON(17), 2, GFLAGS), |