diff options
author | Melissa Wen <mwen@igalia.com> | 2022-02-28 20:10:47 -0100 |
---|---|---|
committer | Alex Deucher <alexander.deucher@amd.com> | 2022-03-15 14:25:16 -0400 |
commit | 6e6faf7a8364c77f4021f44043a5a5cee91f7025 (patch) | |
tree | 2b71235ccd544506eb2f1611623e32f9f5c0a07e /drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.h | |
parent | 22f87d99832650d9389b0b3d08f3c970afc53f10 (diff) | |
download | linux-stable-6e6faf7a8364c77f4021f44043a5a5cee91f7025.tar.gz linux-stable-6e6faf7a8364c77f4021f44043a5a5cee91f7025.tar.bz2 linux-stable-6e6faf7a8364c77f4021f44043a5a5cee91f7025.zip |
drm/amd/display: move FPU code from dcn10 to dml/dcn10 folder
FPU operations in dcn10 was already moved to dml folder via calcs code.
However, dcn1_0_ip and dcn_1_0_soc with FPU componentd remains on dcn10.
Following previous changes to isolate FPU, this patch creates dcn10_fpu
files to isolate FPU-specific code and moves those structs to it.
Signed-off-by: Melissa Wen <mwen@igalia.com>
Acked-by: Alan Liu <HaoPing.Liu@amd.com>
Tested-by: Daniel Wheeler <daniel.wheeler@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.h')
-rw-r--r-- | drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.h | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.h b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.h index 633025ccb870..bf8e33cd8147 100644 --- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.h +++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_resource.h @@ -27,6 +27,7 @@ #define __DC_RESOURCE_DCN10_H__ #include "core_types.h" +#include "dml/dcn10/dcn10_fpu.h" #define TO_DCN10_RES_POOL(pool)\ container_of(pool, struct dcn10_resource_pool, base) @@ -35,6 +36,9 @@ struct dc; struct resource_pool; struct _vcs_dpi_display_pipe_params_st; +extern struct _vcs_dpi_ip_params_st dcn1_0_ip; +extern struct _vcs_dpi_soc_bounding_box_st dcn1_0_soc; + struct dcn10_resource_pool { struct resource_pool base; }; |