summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dcn10
diff options
context:
space:
mode:
authorWesley Chalmers <Wesley.Chalmers@amd.com>2022-11-03 22:29:31 -0400
committerAlex Deucher <alexander.deucher@amd.com>2023-02-08 17:15:14 -0500
commit4f1b5e739dfd1edde33329e3f376733a131fb1ff (patch)
tree035acfde872cb311fb38a3605b5b97ace5ca298c /drivers/gpu/drm/amd/display/dc/dcn10
parent642f1b405255ec5574eb20a3f72e29676b94679c (diff)
downloadlinux-stable-4f1b5e739dfd1edde33329e3f376733a131fb1ff.tar.gz
linux-stable-4f1b5e739dfd1edde33329e3f376733a131fb1ff.tar.bz2
linux-stable-4f1b5e739dfd1edde33329e3f376733a131fb1ff.zip
drm/amd/display: Do not set DRR on pipe commit
[WHY] Writing to DRR registers such as OTG_V_TOTAL_MIN on the same frame as a pipe commit can cause underflow. [HOW] Defer all DPP adjustment requests till optimized_required is false. Reviewed-by: Jun Lei <Jun.Lei@amd.com> Acked-by: Qingqing Zhuo <qingqing.zhuo@amd.com> Signed-off-by: Wesley Chalmers <Wesley.Chalmers@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dcn10')
0 files changed, 0 insertions, 0 deletions