summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubp.c
diff options
context:
space:
mode:
authorSung Joon Kim <sungkim@amd.com>2023-10-11 15:48:51 -0400
committerAlex Deucher <alexander.deucher@amd.com>2023-11-03 12:18:33 -0400
commit995dedb7a4fa9703d1ae584914b0aa12b5da454c (patch)
tree68f0407a1aa5189d3cee11726fcb69db1b25975f /drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubp.c
parent23618280cca543183d29ae4f286e3319066774d2 (diff)
downloadlinux-stable-995dedb7a4fa9703d1ae584914b0aa12b5da454c.tar.gz
linux-stable-995dedb7a4fa9703d1ae584914b0aa12b5da454c.tar.bz2
linux-stable-995dedb7a4fa9703d1ae584914b0aa12b5da454c.zip
drm/amd/display: Program plane color setting correctly
[why] There are some registers for plane color that are skipped programming on resume. Need to add those as part of the sequence. [how] Add new function hook for programming plane color control. Reviewed-by: Duncan Ma <duncan.ma@amd.com> Acked-by: Hersen Wu <hersenxs.wu@amd.com> Signed-off-by: Sung Joon Kim <sungkim@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubp.c')
-rw-r--r--drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubp.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubp.c b/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubp.c
index 2861d974fcf6..75547ce86c09 100644
--- a/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubp.c
+++ b/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_hubp.c
@@ -316,7 +316,7 @@ bool hubp3_program_surface_flip_and_addr(
return true;
}
-static void hubp3_program_tiling(
+void hubp3_program_tiling(
struct dcn20_hubp *hubp2,
const union dc_tiling_info *info,
const enum surface_pixel_format pixel_format)