summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dccg.c
diff options
context:
space:
mode:
authorJun Lei <Jun.Lei@amd.com>2022-02-20 13:58:51 -0500
committerAlex Deucher <alexander.deucher@amd.com>2022-06-03 16:45:01 -0400
commit49f594995a9255ff734f79c1fc22bd06119ebe8f (patch)
tree46c7513a070155f507999902ad5bec6d8e5f23ab /drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dccg.c
parent452e9214431f1f6385bb20fdf6e1b5692947071f (diff)
downloadlinux-stable-49f594995a9255ff734f79c1fc22bd06119ebe8f.tar.gz
linux-stable-49f594995a9255ff734f79c1fc22bd06119ebe8f.tar.bz2
linux-stable-49f594995a9255ff734f79c1fc22bd06119ebe8f.zip
drm/amd/display: add new pixel rate programming
[why] New dividers in DCCG need to be programmed depending on encoder/stream type since pixels per clock in OTG/DIO is different DIO also needs additional programming depending on pixels per clock Signed-off-by: Jun Lei <Jun.Lei@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Rodrigo Siqueira <Rodrigo.Siqueira@amd.com>
Diffstat (limited to 'drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dccg.c')
-rw-r--r--drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dccg.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dccg.c b/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dccg.c
index b78775e8c13c..070be7e8ad0d 100644
--- a/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dccg.c
+++ b/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_dccg.c
@@ -272,6 +272,7 @@ static const struct dccg_funcs dccg32_funcs = {
.set_audio_dtbclk_dto = dccg31_set_audio_dtbclk_dto,
.otg_add_pixel = dccg32_otg_add_pixel,
.otg_drop_pixel = dccg32_otg_drop_pixel,
+ .set_pixel_rate_div = dccg32_set_pixel_rate_div,
};
struct dccg *dccg32_create(