diff options
author | Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com> | 2019-07-13 11:00:10 +0100 |
---|---|---|
committer | Chris Wilson <chris@chris-wilson.co.uk> | 2019-07-13 19:58:08 +0100 |
commit | 633023a4e61885c0c9ceefed0865ec0063940616 (patch) | |
tree | db8ae93ecfd9abba879020b3fd07748aee99d0dd /drivers/gpu/drm/i915/intel_guc_fw.h | |
parent | 9cbd51c2c0edbafdaab7f0fa7569d1f455113a9b (diff) | |
download | linux-stable-633023a4e61885c0c9ceefed0865ec0063940616.tar.gz linux-stable-633023a4e61885c0c9ceefed0865ec0063940616.tar.bz2 linux-stable-633023a4e61885c0c9ceefed0865ec0063940616.zip |
drm/i915/guc: unify guc irq handling
The 16-bit guc irq vector is unchanged across gens, the only thing that
moved is its position (from the upper 16 bits of the PM regs to its own
register). Instead of duplicating all defines and functions to handle
the 2 different positions, we can work on the vector and shift it as
appropriate. While at it, update the handler to work on intel_guc.
Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Cc: Michal Wajdeczko <michal.wajdeczko@intel.com>
Reviewed-by: Michal Wajdeczko <michal.wajdeczko@intel.com>
Reviewed-by: Chris Wilson <chris@chris-wilson.co.uk>
Link: https://patchwork.freedesktop.org/patch/msgid/20190713100016.8026-5-chris@chris-wilson.co.uk
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Diffstat (limited to 'drivers/gpu/drm/i915/intel_guc_fw.h')
0 files changed, 0 insertions, 0 deletions