diff options
author | Heiner Kallweit <hkallweit1@gmail.com> | 2020-10-07 13:34:51 +0200 |
---|---|---|
committer | Jakub Kicinski <kuba@kernel.org> | 2020-10-08 12:20:51 -0700 |
commit | 47dda78671a3d5cee3fb2229e37997d2ac8a3b54 (patch) | |
tree | 5d801f35ce3179aa5acc2db81db7626f25e7e07a /drivers/net | |
parent | 8aa7b526dc0b5dbf40c1b834d76a667ad672a410 (diff) | |
download | linux-stable-47dda78671a3d5cee3fb2229e37997d2ac8a3b54.tar.gz linux-stable-47dda78671a3d5cee3fb2229e37997d2ac8a3b54.tar.bz2 linux-stable-47dda78671a3d5cee3fb2229e37997d2ac8a3b54.zip |
r8169: consider that PHY reset may still be in progress after applying firmware
Some firmware files trigger a PHY soft reset and don't wait for it to
be finished. PHY register writes directly after applying the firmware
may fail or provide unexpected results therefore. Fix this by waiting
for bit BMCR_RESET to be cleared after applying firmware.
There's nothing wrong with the referenced change, it's just that the
fix will apply cleanly only after this change.
Fixes: 89fbd26cca7e ("r8169: fix firmware not resetting tp->ocp_base")
Signed-off-by: Heiner Kallweit <hkallweit1@gmail.com>
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
Diffstat (limited to 'drivers/net')
-rw-r--r-- | drivers/net/ethernet/realtek/r8169_main.c | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/drivers/net/ethernet/realtek/r8169_main.c b/drivers/net/ethernet/realtek/r8169_main.c index 256bc4878ef1..11e6962a18e4 100644 --- a/drivers/net/ethernet/realtek/r8169_main.c +++ b/drivers/net/ethernet/realtek/r8169_main.c @@ -2058,11 +2058,18 @@ static void rtl_release_firmware(struct rtl8169_private *tp) void r8169_apply_firmware(struct rtl8169_private *tp) { + int val; + /* TODO: release firmware if rtl_fw_write_firmware signals failure. */ if (tp->rtl_fw) { rtl_fw_write_firmware(tp, tp->rtl_fw); /* At least one firmware doesn't reset tp->ocp_base. */ tp->ocp_base = OCP_STD_PHY_BASE; + + /* PHY soft reset may still be in progress */ + phy_read_poll_timeout(tp->phydev, MII_BMCR, val, + !(val & BMCR_RESET), + 50000, 600000, true); } } |