diff options
| author | Rahul Rameshbabu <rrameshbabu@nvidia.com> | 2023-06-12 14:14:58 -0700 |
|---|---|---|
| committer | David S. Miller <davem@davemloft.net> | 2023-06-20 09:02:33 +0100 |
| commit | c066e74f34bc464bc1a077a688d7fa31a742d2d5 (patch) | |
| tree | d56f2918240056b8c1ff2e61ddecc3245c711bfc /drivers/ptp/ptp_clockmatrix.h | |
| parent | 67ac72a599d833ff7d9b210186a66d46c13f0a18 (diff) | |
| download | linux-stable-c066e74f34bc464bc1a077a688d7fa31a742d2d5.tar.gz linux-stable-c066e74f34bc464bc1a077a688d7fa31a742d2d5.tar.bz2 linux-stable-c066e74f34bc464bc1a077a688d7fa31a742d2d5.zip | |
ptp: ptp_clockmatrix: Add .getmaxphase ptp_clock_info callback
Advertise the maximum offset the .adjphase callback is capable of
supporting in nanoseconds for IDT ClockMatrix devices. Depend on
ptp_clock_adjtime for handling out-of-range offsets. ptp_clock_adjtime
returns -ERANGE instead of clamping out-of-range offsets.
Cc: Richard Cochran <richardcochran@gmail.com>
Cc: Vincent Cheng <vincent.cheng.xh@renesas.com>
Signed-off-by: Rahul Rameshbabu <rrameshbabu@nvidia.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'drivers/ptp/ptp_clockmatrix.h')
| -rw-r--r-- | drivers/ptp/ptp_clockmatrix.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/drivers/ptp/ptp_clockmatrix.h b/drivers/ptp/ptp_clockmatrix.h index bf1e49409844..7c17c4f7f573 100644 --- a/drivers/ptp/ptp_clockmatrix.h +++ b/drivers/ptp/ptp_clockmatrix.h @@ -18,7 +18,7 @@ #define MAX_PLL (8) #define MAX_REF_CLK (16) -#define MAX_ABS_WRITE_PHASE_PICOSECONDS (107374182350LL) +#define MAX_ABS_WRITE_PHASE_NANOSECONDS (107374182L) #define TOD_MASK_ADDR (0xFFA5) #define DEFAULT_TOD_MASK (0x04) |