diff options
author | Xiantao Zhang <xiantao.zhang@intel.com> | 2008-04-03 11:02:58 -0700 |
---|---|---|
committer | Tony Luck <tony.luck@intel.com> | 2008-04-03 11:02:58 -0700 |
commit | 96651896b8d9ad4244a1c3ed9691faa3e382f503 (patch) | |
tree | d1982cf832e019deb8619fd0eae9133e5b98bc99 /include/asm-ia64/tlb.h | |
parent | 9597362d354f8655ece324b01d0c640a0e99c077 (diff) | |
download | linux-stable-96651896b8d9ad4244a1c3ed9691faa3e382f503.tar.gz linux-stable-96651896b8d9ad4244a1c3ed9691faa3e382f503.tar.bz2 linux-stable-96651896b8d9ad4244a1c3ed9691faa3e382f503.zip |
[IA64] Add API for allocating Dynamic TR resource.
Dynamic TR resource should be managed in the uniform way.
Add two interfaces for kernel:
ia64_itr_entry: Allocate a (pair of) TR for caller.
ia64_ptr_entry: Purge a (pair of ) TR by caller.
Signed-off-by: Xiantao Zhang <xiantao.zhang@intel.com>
Signed-off-by: Anthony Xu <anthony.xu@intel.com>
Signed-off-by: Tony Luck <tony.luck@intel.com>
Diffstat (limited to 'include/asm-ia64/tlb.h')
-rw-r--r-- | include/asm-ia64/tlb.h | 26 |
1 files changed, 26 insertions, 0 deletions
diff --git a/include/asm-ia64/tlb.h b/include/asm-ia64/tlb.h index 26edcb750f9f..20d8a39680c2 100644 --- a/include/asm-ia64/tlb.h +++ b/include/asm-ia64/tlb.h @@ -64,6 +64,32 @@ struct mmu_gather { struct page *pages[FREE_PTE_NR]; }; +struct ia64_tr_entry { + u64 ifa; + u64 itir; + u64 pte; + u64 rr; +}; /*Record for tr entry!*/ + +extern int ia64_itr_entry(u64 target_mask, u64 va, u64 pte, u64 log_size); +extern void ia64_ptr_entry(u64 target_mask, int slot); + +extern struct ia64_tr_entry __per_cpu_idtrs[NR_CPUS][2][IA64_TR_ALLOC_MAX]; + +/* + region register macros +*/ +#define RR_TO_VE(val) (((val) >> 0) & 0x0000000000000001) +#define RR_VE(val) (((val) & 0x0000000000000001) << 0) +#define RR_VE_MASK 0x0000000000000001L +#define RR_VE_SHIFT 0 +#define RR_TO_PS(val) (((val) >> 2) & 0x000000000000003f) +#define RR_PS(val) (((val) & 0x000000000000003f) << 2) +#define RR_PS_MASK 0x00000000000000fcL +#define RR_PS_SHIFT 2 +#define RR_RID_MASK 0x00000000ffffff00L +#define RR_TO_RID(val) ((val >> 8) & 0xffffff) + /* Users of the generic TLB shootdown code must declare this storage space. */ DECLARE_PER_CPU(struct mmu_gather, mmu_gathers); |