diff options
author | Stephen Boyd <sboyd@kernel.org> | 2021-04-27 16:34:56 -0700 |
---|---|---|
committer | Stephen Boyd <sboyd@kernel.org> | 2021-04-27 16:34:56 -0700 |
commit | 3ba2d41dca14e1afbea0c41ba8164064df407c8b (patch) | |
tree | 9952ff280826db3fcaf657b19579232d72021039 /include/dt-bindings | |
parent | bbc3b403b096220850b82e245a1e5f09b8b216a2 (diff) | |
parent | 0ec3815a8c1d8fe7215b1748117ac14cbeeda453 (diff) | |
download | linux-stable-3ba2d41dca14e1afbea0c41ba8164064df407c8b.tar.gz linux-stable-3ba2d41dca14e1afbea0c41ba8164064df407c8b.tar.bz2 linux-stable-3ba2d41dca14e1afbea0c41ba8164064df407c8b.zip |
Merge branch 'clk-ralink' into clk-next
- Proper clk driver for Mediatek MT7621 SoCs
* clk-ralink:
MAINTAINERS: add MT7621 CLOCK maintainer
staging: mt7621-dts: use valid vendor 'mediatek' instead of invalid 'mtk'
staging: mt7621-dts: make use of new 'mt7621-clk'
clk: ralink: add clock driver for mt7621 SoC
dt: bindings: add mt7621-sysc device tree binding documentation
dt-bindings: clock: add dt binding header for mt7621 clocks
Diffstat (limited to 'include/dt-bindings')
-rw-r--r-- | include/dt-bindings/clock/mt7621-clk.h | 41 |
1 files changed, 41 insertions, 0 deletions
diff --git a/include/dt-bindings/clock/mt7621-clk.h b/include/dt-bindings/clock/mt7621-clk.h new file mode 100644 index 000000000000..1422badcf9de --- /dev/null +++ b/include/dt-bindings/clock/mt7621-clk.h @@ -0,0 +1,41 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Author: Sergio Paracuellos <sergio.paracuellos@gmail.com> + */ + +#ifndef _DT_BINDINGS_CLK_MT7621_H +#define _DT_BINDINGS_CLK_MT7621_H + +#define MT7621_CLK_XTAL 0 +#define MT7621_CLK_CPU 1 +#define MT7621_CLK_BUS 2 +#define MT7621_CLK_50M 3 +#define MT7621_CLK_125M 4 +#define MT7621_CLK_150M 5 +#define MT7621_CLK_250M 6 +#define MT7621_CLK_270M 7 + +#define MT7621_CLK_HSDMA 8 +#define MT7621_CLK_FE 9 +#define MT7621_CLK_SP_DIVTX 10 +#define MT7621_CLK_TIMER 11 +#define MT7621_CLK_PCM 12 +#define MT7621_CLK_PIO 13 +#define MT7621_CLK_GDMA 14 +#define MT7621_CLK_NAND 15 +#define MT7621_CLK_I2C 16 +#define MT7621_CLK_I2S 17 +#define MT7621_CLK_SPI 18 +#define MT7621_CLK_UART1 19 +#define MT7621_CLK_UART2 20 +#define MT7621_CLK_UART3 21 +#define MT7621_CLK_ETH 22 +#define MT7621_CLK_PCIE0 23 +#define MT7621_CLK_PCIE1 24 +#define MT7621_CLK_PCIE2 25 +#define MT7621_CLK_CRYPTO 26 +#define MT7621_CLK_SHXC 27 + +#define MT7621_CLK_MAX 28 + +#endif /* _DT_BINDINGS_CLK_MT7621_H */ |