summaryrefslogtreecommitdiffstats
path: root/include/linux/intel-iommu.h
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2020-11-20 10:16:26 -0800
committerLinus Torvalds <torvalds@linux-foundation.org>2020-11-20 10:16:26 -0800
commit5de18678da02d893d2c1eb149583fca23c96584a (patch)
tree83e623346682dd5a3072266bbe419bdf00619809 /include/linux/intel-iommu.h
parente65b30951e50708cb306eb75231329a3a3029a7d (diff)
parentd06d60d52ec0b0eef702dd3e7b4699f0b589ad0f (diff)
downloadlinux-stable-5de18678da02d893d2c1eb149583fca23c96584a.tar.gz
linux-stable-5de18678da02d893d2c1eb149583fca23c96584a.tar.bz2
linux-stable-5de18678da02d893d2c1eb149583fca23c96584a.zip
Merge tag 'mmc-v5.10-rc4' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/mmc
Pull MMC fixes from Ulf Hansson: "A couple of MMC fixes: - sdhci-of-arasan: Stabilize communication by fixing tap value configs - sdhci-pci: Use SDR25 timing for HS mode for BYT-based Intel HWs" * tag 'mmc-v5.10-rc4' of git://git.kernel.org/pub/scm/linux/kernel/git/ulfh/mmc: mmc: sdhci-of-arasan: Issue DLL reset explicitly mmc: sdhci-of-arasan: Use Mask writes for Tap delays mmc: sdhci-of-arasan: Allow configuring zero tap values mmc: sdhci-pci: Prefer SDR25 timing for High Speed mode for BYT-based Intel controllers
Diffstat (limited to 'include/linux/intel-iommu.h')
0 files changed, 0 insertions, 0 deletions