diff options
| author | H. Peter Anvin (Intel) <hpa@zytor.com> | 2023-12-05 02:49:55 -0800 |
|---|---|---|
| committer | Thomas Gleixner <tglx@linutronix.de> | 2024-01-25 19:10:30 +0100 |
| commit | 51c158f7aaccc6f6423a61a1df4a0d4c0d9d22a9 (patch) | |
| tree | c7fd3310169d737a4686f7abd564841ee5b4a126 /tools/arch/x86/include | |
| parent | 2cce95918d635126098d784c040b59333c464b20 (diff) | |
| download | linux-stable-51c158f7aaccc6f6423a61a1df4a0d4c0d9d22a9.tar.gz linux-stable-51c158f7aaccc6f6423a61a1df4a0d4c0d9d22a9.tar.bz2 linux-stable-51c158f7aaccc6f6423a61a1df4a0d4c0d9d22a9.zip | |
x86/cpufeatures: Add the CPU feature bit for FRED
Any FRED enabled CPU will always have the following features as its
baseline:
1) LKGS, load attributes of the GS segment but the base address into
the IA32_KERNEL_GS_BASE MSR instead of the GS segment’s descriptor
cache.
2) WRMSRNS, non-serializing WRMSR for faster MSR writes.
Signed-off-by: H. Peter Anvin (Intel) <hpa@zytor.com>
Signed-off-by: Xin Li <xin3.li@intel.com>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Tested-by: Shan Kang <shan.kang@intel.com>
Link: https://lore.kernel.org/r/20231205105030.8698-7-xin3.li@intel.com
Diffstat (limited to 'tools/arch/x86/include')
| -rw-r--r-- | tools/arch/x86/include/asm/cpufeatures.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/tools/arch/x86/include/asm/cpufeatures.h b/tools/arch/x86/include/asm/cpufeatures.h index 879284101603..953e6efead26 100644 --- a/tools/arch/x86/include/asm/cpufeatures.h +++ b/tools/arch/x86/include/asm/cpufeatures.h @@ -321,6 +321,7 @@ #define X86_FEATURE_FZRM (12*32+10) /* "" Fast zero-length REP MOVSB */ #define X86_FEATURE_FSRS (12*32+11) /* "" Fast short REP STOSB */ #define X86_FEATURE_FSRC (12*32+12) /* "" Fast short REP {CMPSB,SCASB} */ +#define X86_FEATURE_FRED (12*32+17) /* Flexible Return and Event Delivery */ #define X86_FEATURE_LKGS (12*32+18) /* "" Load "kernel" (userspace) GS */ #define X86_FEATURE_WRMSRNS (12*32+19) /* "" Non-serializing WRMSR */ #define X86_FEATURE_AMX_FP16 (12*32+21) /* "" AMX fp16 Support */ |