summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm/cache.c
Commit message (Expand)AuthorAgeFilesLines
* MIPS: make userspace mapping young by defaultHuang Pei2021-02-261-14/+16
* MIPS: mm:remove function __uncached_access()Yanteng Si2021-01-271-8/+0
* MIPS: mm: Add prototype for function __update_cacheYanteng Si2021-01-221-0/+1
* MIPS: Remove cpu_has_6k_cache and cpu_has_8k_cache in cpu_cache_init()Tiezhu Yang2020-11-191-10/+0
* MIPS: mm: Clean up setup of protection mapThomas Bogendoerfer2020-11-191-37/+18
* MIPS: mm: shorten lines by using macroThomas Bogendoerfer2020-11-191-17/+21
* arch/kunmap_atomic: consolidate duplicate codeIra Weiny2020-06-041-2/+2
* arch/kmap_atomic: consolidate duplicate codeIra Weiny2020-06-041-1/+1
* MIPS: unexport __flush_icache_user_rangeChristoph Hellwig2020-05-111-1/+0
* MIPS: remove the _dma_cache_wback_inv exportChristoph Hellwig2019-06-031-2/+0
* MIPS: Delete unused flush_cache_sigtramp()Paul Burton2019-02-071-1/+0
* Remove 'type' argument from access_ok() functionLinus Torvalds2019-01-031-1/+1
* MIPS: simplify CONFIG_DMA_NONCOHERENT ifdefsChristoph Hellwig2018-06-241-2/+2
* mm: fix races between swapoff and flush dcacheHuang Ying2018-04-051-1/+1
* MIPS: Remove __invalidate_kernel_vmap_rangePaul Burton2017-08-291-1/+0
* MIPS: Include asm/setup.h for cpu_cache_init()Paul Burton2017-08-291-0/+1
* KVM: MIPS/Emulate: Adapt T&E CACHE emulation for OcteonJames Hogan2017-03-281-0/+1
* MIPS: mm: Audit and remove any unnecessary uses of module.hPaul Gortmaker2016-10-051-1/+1
* MIPS: cacheflush: Use __flush_icache_user_range()James Hogan2016-10-041-1/+1
* MIPS: c-r4k: Split user/kernel flush_icache_range()James Hogan2016-10-041-0/+4
* MIPS: Sync icache & dcache in set_pte_atPaul Burton2016-05-131-16/+3
* MIPS: Handle highmem pages in __update_cachePaul Burton2016-05-131-1/+9
* MIPS: Flush highmem pages in __flush_dcache_pagePaul Burton2016-05-131-3/+9
* mm: differentiate page_mapped() from page_mapcount() for compound pagesKirill A. Shutemov2016-01-151-1/+1
* MIPS: Partially disable RIXI support.Ralf Baechle2015-08-031-4/+4
* MIPS: Fix race condition in lazy cache flushing.Lars Persson2015-03-251-0/+12
* Revert "MIPS: Remove race window in page fault handling"Lars Persson2015-03-251-19/+8
* MIPS: Remove race window in page fault handlingLars Persson2014-08-191-8/+19
* Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvm into nextLinus Torvalds2014-06-041-0/+1
|\
| * MIPS: Export local_flush_icache_range for KVMJames Hogan2014-05-301-0/+1
* | mips: export flush_icache_rangeKees Cook2014-04-181-2/+2
|/
* MIPS: Extend DMA_MAYBE_COHERENT logic to DMA_NONCOHERENT useManuel Lauss2014-03-261-2/+2
* mips: delete non-required instances of include <linux/init.h>Paul Gortmaker2014-01-241-1/+0
* MIPS: Delete __cpuinit/__CPUINIT usage from MIPS codePaul Gortmaker2013-07-141-1/+1
* MIPS: Export routines needed by the KVM module.Sanjay Lal2013-05-081-0/+1
* MIPS: Replace 'kernel_uses_smartmips_rixi' with 'cpu_has_rixi'.Steven J. Hill2012-09-131-1/+1
* MIPS: cache: Provide cache flush operations for XFSRalf Baechle2011-10-201-0/+5
* MIPS: Fix __vmalloc() etc. on MIPS for non-GPL modulesAnton Altaparmakov2010-04-121-1/+1
* MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney2010-02-271-16/+37
* MIPS: Fix __devinit __cpuinit confusion in cpu_cache_initDavid Daney2010-02-101-1/+1
* vfs: Implement proper O_SYNC semanticsChristoph Hellwig2009-12-101-1/+1
* MIPS: CVE-2009-0029: Enable syscall wrappers.Ralf Baechle2009-02-271-2/+3
* MIPS: Hook Cavium OCTEON cache init into cache.cDavid Daney2009-01-111-0/+6
* [MIPS] Fix WARNING: at kernel/smp.c:290Thomas Bogendoerfer2008-09-051-0/+1
* [MIPS] Allow setting of the cache attribute at run time.Chris Dearman2008-04-281-8/+23
* [MIPS] Handle aliases in vmalloc correctly.Ralf Baechle2008-04-071-0/+3
* [MIPS] Fix loads of section missmatchesRalf Baechle2008-03-121-2/+3
* [MIPS] Fix buggy invocations of kmap_coherent()Ralf Baechle2008-02-191-5/+10
* Remove dma_cache_(wback|inv|wback_inv) functionsRalf Baechle2007-10-171-2/+0
* [MIPS] Sibyte: Replace SB1 cachecode with standard R4000 class cache code.Ralf Baechle2007-10-111-7/+2