summaryrefslogtreecommitdiffstats
path: root/arch/riscv/errata/sifive
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: fix sifive and thead section mismatches in errataRandy Dunlap2023-04-291-5/+3
* Merge tag 'riscv-for-linus-6.4-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-04-281-4/+4
|\
| * riscv: alternatives: Rename errata_id to patch_idAndrew Jones2023-03-141-3/+3
| * riscv: alternatives: Remove unnecessary define and unused structAndrew Jones2023-03-141-1/+1
* | RISC-V: fix taking the text_mutex twice during sifive errata patchingConor Dooley2023-03-071-1/+1
|/
* RISC-V: take text_mutex during alternative patchingConor Dooley2023-02-211-0/+3
* riscv: switch to relative alternative entriesJisheng Zhang2023-01-311-1/+2
* riscv: don't warn for sifive erratas in modulesHeiko Stuebner2022-07-071-1/+2
* riscv: add memory-type errata for T-HeadHeiko Stuebner2022-05-111-1/+6
* riscv: implement module alternativesHeiko Stuebner2022-05-111-5/+9
* riscv: allow different stages with alternativesHeiko Stuebner2022-05-111-1/+2
* riscv: skip errata_cip_453.o if CONFIG_ERRATA_SIFIVE_CIP_453 is disabledVincent2021-06-011-1/+1
* riscv: sifive: Apply errata "cip-1200" patchVincent Chen2021-04-261-0/+18
* riscv: sifive: Apply errata "cip-453" patchVincent Chen2021-04-263-0/+59
* riscv: sifive: Add SiFive alternative portsVincent Chen2021-04-262-0/+69
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-16 02:36:08 +0000