summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include/asm/atomic.h
Commit message (Expand)AuthorAgeFilesLines
* Merge patch series "Rework & improve riscv cmpxchg.h and atomic.h"Palmer Dabbelt2024-04-281-88/+76
|\
| * riscv/atomic.h : Deduplicate arch_atomic.*Leonardo Bras2024-04-081-88/+76
* | riscv/barrier: Consolidate fence definitionsEric Chan2024-03-191-1/+0
* | riscv/barrier: Define RISCV_FULL_BARRIEREric Chan2024-03-191-8/+8
|/
* locking/atomic: make atomic*_{cmp,}xchg optionalMark Rutland2023-06-051-72/+0
* locking/arch: Rename all internal __xchg() names to __arch_xchg()Andrzej Hajda2023-04-291-1/+1
* riscv: atomic: Add custom conditional atomic operation implementationGuo Ren2022-05-211-0/+82
* riscv: atomic: Optimize dec_if_positive functionsGuo Ren2022-05-211-10/+10
* locking/atomic: riscv: move to ARCH_ATOMICMark Rutland2021-05-261-64/+64
* locking/atomic: Move ATOMIC_INIT into linux/types.hHerbert Xu2020-07-291-2/+0
* locking/atomic, riscv: Use s64 for atomic64Mark Rutland2019-06-031-21/+23
* locking/atomic, riscv: Fix atomic64_sub_if_positive() offset argumentMark Rutland2019-06-031-1/+1
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 36Thomas Gleixner2019-05-241-5/+1
* riscv, atomic: Add #define's for the atomic_{cmp,}xchg_*() variantsAndrea Parri2018-12-211-0/+9
* locking/atomics: Rework ordering barriersMark Rutland2018-07-251-12/+5
* atomics/treewide: Make unconditional inc/dec ops optionalMark Rutland2018-06-211-76/+0
* atomics/treewide: Make test ops optionalMark Rutland2018-06-211-46/+0
* atomics/riscv: Define atomic64_fetch_add_unless()Mark Rutland2018-06-211-6/+2
* atomics/treewide: Make atomic_fetch_add_unless() optionalMark Rutland2018-06-211-0/+1
* atomics/treewide: Make atomic64_inc_not_zero() optionalMark Rutland2018-06-211-7/+0
* atomics/treewide: Remove redundant atomic_inc_not_zero() definitionsMark Rutland2018-06-211-9/+0
* atomics/treewide: Rename __atomic_add_unless() => atomic_fetch_add_unless()Mark Rutland2018-06-211-2/+2
* riscv/atomic: Strengthen implementations with fencesAndrea Parri2018-04-021-149/+268
* RISC-V: Comment on why {,cmp}xchg is ordered how it isPalmer Dabbelt2017-11-281-2/+7
* RISC-V: Remove unused arguments from ATOMIC_OPPalmer Dabbelt2017-11-281-47/+47
* RISC-V: Atomic and Locking CodePalmer Dabbelt2017-09-261-0/+375
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-03 20:06:01 +0000