summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include/asm/csr.h
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: KVM: Add perf sampling support for guestsAtish Patra2024-04-261-1/+2
* RISC-V: Fix the typo in Scountovf CSR nameAtish Patra2024-04-221-1/+1
* riscv: Fix enabling cbo.zero when running in M-modeSamuel Holland2024-02-291-0/+2
* RISC-V: Implement archrandom when Zkr is availableSamuel Ortiz2024-01-171-0/+9
* RISCV: KVM: Add sstateen0 context save/restoreMayuresh Chitale2023-10-121-0/+1
* RISCV: KVM: Add senvcfg context save/restoreMayuresh Chitale2023-10-121-0/+1
* RISC-V: KVM: Enable Smstateen accessesMayuresh Chitale2023-10-121-0/+16
* RISC-V: KVM: provide UAPI for host SATP modeDaniel Henrique Barboza2023-08-081-0/+2
* Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2023-07-031-0/+2
|\
| * RISC-V: KVM: Redirect AMO load/store misaligned traps to guestwchen2023-06-061-0/+2
* | riscv: Add new csr defines related to vector extensionGreentime Hu2023-06-081-2/+16
|/
* Merge tag 'kvm-riscv-6.4-1' of https://github.com/kvm-riscv/linux into HEADPaolo Bonzini2023-05-051-7/+100
|\
| * RISC-V: KVM: Drop the _MASK suffix from hgatp.VMID mask definesAnup Patel2023-04-211-6/+6
| * RISC-V: Add AIA related CSR definesAnup Patel2023-04-211-1/+94
* | riscv: entry: Convert to generic entryGuo Ren2023-03-231-1/+0
|/
* RISC-V: Add Sstc extension supportPalmer Dabbelt2022-08-111-0/+5
|\
| * RISC-V: Add SSTC extension CSR detailsAtish Patra2022-08-111-0/+5
* | RISC-V: KVM: Add support for Svpbmt inside Guest/VMAnup Patel2022-07-291-0/+16
|/
* Merge tag 'riscv-for-linus-5.19-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2022-05-311-0/+7
|\
| * riscv: compat: syscall: Add entry.S implementationGuo Ren2022-04-261-0/+7
* | RISC-V: KVM: Add Sv57x4 mode support for G-stageAnup Patel2022-05-201-0/+1
|/
* perf: RISC-V: Add support for SBI PMU and SscofpmfPalmer Dabbelt2022-03-211-1/+65
|\
| * RISC-V: Add sscofpmf extension supportAtish Patra2022-03-211-1/+7
| * RISC-V: Add CSR encodings for all HPMCOUNTERSAtish Patra2022-03-211-0/+58
* | riscv: mm: Set sv57 on defaultlyQinglin Pan2022-02-141-0/+1
|/
* riscv: Implement sv48 supportAlexandre Ghiti2022-01-191-2/+1
* RISC-V: Add hypervisor extension related CSR definesAnup Patel2021-10-041-0/+87
* riscv: Introduce alternative mechanism to apply errata solutionVincent Chen2021-04-261-0/+3
* RISC-V: Implement ASID allocatorAnup Patel2021-02-181-0/+6
* RISC-V: Remove N-extension related definesAnup Patel2020-05-041-3/+0
* riscv: set pmp configuration if kernel is running in M-modeGreentime Hu2020-02-181-0/+12
* riscv: prefix IRQ_ macro names with an RV_ namespacePaul Walmsley2020-01-041-9/+9
* riscv: clear the instruction cache and all registers when bootingChristoph Hellwig2019-11-171-0/+1
* riscv: read the hart ID from mhartid on bootDamien Le Moal2019-11-171-0/+1
* riscv: abstract out CSR names for supervisor vs machine modeChristoph Hellwig2019-11-051-10/+62
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-051-9/+1
* RISC-V: Access CSRs using CSR numbersAnup Patel2019-05-161-7/+25
* RISC-V: Add interrupt related SCAUSE defines in asm/csr.hAnup Patel2019-05-161-4/+17
* RISC-V: Use tabs to align macro values in asm/csr.hAnup Patel2019-05-161-38/+38
* RISC-V: add a definition for the SIE SEIE bitChristoph Hellwig2018-08-131-0/+1
* riscv: rename sptbr to satpChristoph Hellwig2018-01-301-7/+7
* riscv: rename SR_* constants to match the specChristoph Hellwig2018-01-071-4/+4
* RISC-V: Generic library routines and assemblyPalmer Dabbelt2017-09-261-0/+132
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-18 19:19:38 +0000