summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel/setup.c
Commit message (Expand)AuthorAgeFilesLines
* drivers/base/node: consolidate node device subsystem initialization in node_d...David Hildenbrand2022-03-221-3/+0
* RISC-V: Do not use cpumask data structure for hartid bitmapAtish Patra2022-01-201-10/+0
* RISC-V: Use common riscv_cpuid_to_hartid_mask() for both SMP=y and SMP=nSean Christopherson2022-01-091-0/+10
* memblock: use memblock_free for freeing virtual pointersMike Rapoport2021-11-061-3/+2
* memblock: rename memblock_free to memblock_phys_freeMike Rapoport2021-11-061-2/+3
* Merge tag 'riscv-for-linus-5.15-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-09-051-1/+1
|\
| * riscv: use strscpy to replace strlcpyJason Wang2021-08-251-1/+1
* | riscv: Fix a number of free'd resources in init_resources()Petr Pavlu2021-08-201-2/+2
|/
* Merge tag 'riscv-for-linus-5.14-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-07-091-15/+3
|\
| * Merge branch 'riscv-wx-mappings' into for-nextPalmer Dabbelt2021-06-301-9/+3
| |\
| | * riscv: Map the kernel with correct permissions the first timeAlexandre Ghiti2021-06-301-9/+3
| * | riscv: Only initialize swiotlb when necessaryKefeng Wang2021-06-111-5/+0
| * | riscv: Move setup_bootmem into paging_initKefeng Wang2021-05-251-1/+0
| |/
* | riscv: convert to setup_initial_init_mm()Kefeng Wang2021-07-081-4/+1
* | RISC-V: Fix memblock_free() usages in init_resources()Wende Tan2021-06-011-2/+2
|/
* riscv: Consistify protect_kernel_linear_mapping_text_rodata() useGeert Uytterhoeven2021-05-061-2/+0
* RISC-V: enable XIPVitaly Wool2021-04-261-3/+8
* RISC-V: Add crash kernel supportNick Kossifidis2021-04-261-0/+12
* RISC-V: Add kdump supportNick Kossifidis2021-04-261-1/+10
* RISC-V: Improve init_resources()Nick Kossifidis2021-04-261-44/+46
* riscv: Move kernel mapping outside of linear mappingAlexandre Ghiti2021-04-261-1/+6
* Merge tag 'riscv-for-linus-5.12-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-02-261-5/+18
|\
| * riscv: Add machine name to kernel boot log and stack dump outputKefeng Wang2021-01-141-1/+8
| * riscv: Add numa support for riscv64 platformAtish Patra2021-01-141-2/+8
| * riscv: Separate memory init from paging initAtish Patra2021-01-141-0/+1
| * riscv: Cleanup sbi function stubs when RISCV_SBI disabledKefeng Wang2021-01-071-2/+1
* | RISC-V: Fix .init section permission updateAtish Patra2021-02-021-1/+3
* | RISC-V: Do not allocate memblock while iterating reserved memblocksAtish Patra2021-01-151-11/+13
|/
* Merge tag 'riscv-for-linus-5.11-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2020-12-181-4/+175
|\
| * RISC-V: Protect all kernel sections including init earlyAtish Patra2020-11-251-0/+12
| * RISC-V: Initialize SBI earlyAtish Patra2020-11-251-4/+3
| * RISC-V: Add kernel image sections to the resource treeNick Kossifidis2020-11-091-0/+160
* | RISC-V: Add missing jump label initializationAnup Patel2020-11-251-0/+1
|/
* treewide: Convert macro and uses of __section(foo) to __section("foo")Joe Perches2020-10-251-2/+2
* RISC-V: Add EFI runtime servicesAtish Patra2020-10-021-2/+5
* RISC-V: Add early ioremap supportAtish Patra2020-10-021-0/+2
* RISC-V: Move DT mapping outof fixmapAnup Patel2020-10-021-2/+7
* RISC-V: Remove CLINT related code from timer and archAnup Patel2020-08-201-2/+0
* mm: don't include asm/pgtable.h if linux/mm.h is already includedMike Rapoport2020-06-091-1/+0
* riscv: Allow device trees to be built into the kernelPalmer Dabbelt2020-05-181-0/+4
* RISC-V: Support cpu hotplugAtish Patra2020-03-311-1/+18
* RISC-V: Add basic support for SBI v0.2Atish Patra2020-03-311-0/+5
* riscv: force hart_lottery to put in .sdata sectionZong Li2020-03-031-2/+6
* Merge tag 'riscv-for-linus-5.6-mw0' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2020-01-311-0/+5
|\
| * riscv: Add KASAN supportNick Hu2020-01-221-0/+5
* | arch/riscv/setup: Drop dummy_con initializationArvind Sankar2020-01-141-4/+0
|/
* riscv: provide native clint access for M-modeChristoph Hellwig2019-11-171-0/+2
* riscv: add prototypes for assembly language functions from head.SPaul Walmsley2019-10-281-0/+2
* RISC-V: Setup initial page tables in two stagesAnup Patel2019-07-091-4/+2
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 120Thomas Gleixner2019-05-241-14/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-09-09 17:45:04 +0000