summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel/traps.c
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: Add fast call path of crash_kexec()Xianting Tian2022-07-211-0/+4
* riscv: integrate alternatives better into the main architectureHeiko Stuebner2022-05-111-1/+1
* exit: Add and use make_task_dead.Eric W. Biederman2021-12-131-1/+1
* trap: cleanup trap_init()Kefeng Wang2021-09-081-5/+0
* Merge tag 'riscv-for-linus-5.14-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-07-091-0/+35
|\
| * riscv: add VMAP_STACK overflow detectionTong Tiangen2021-07-061-0/+35
* | riscv: xip: support runtime trap patchingVitaly Wool2021-06-101-4/+9
|/
* riscv: remove unused handle_exception symbolRouven Czerwinski2021-05-061-2/+0
* Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-05-061-1/+1
|\
| * riscv: add __init section marker to some functionsJisheng Zhang2021-04-261-1/+1
* | riscv: add do_page_fault and do_trap_break into the kprobes blacklistJisheng Zhang2021-04-151-0/+1
* | riscv: traps: Fix no prototype warningsNanyong Sun2021-03-091-0/+1
|/
* riscv: Add dump stack in show_regsKefeng Wang2021-01-141-1/+2
* riscv: Add uprobes supportedGuo Ren2021-01-141-0/+10
* riscv: Add kprobes supportedGuo Ren2021-01-141-0/+9
* RISC-V: Setup exception vector earlyAtish Patra2020-07-301-7/+1
* maccess: rename probe_kernel_address to get_kernel_nofaultChristoph Hellwig2020-06-181-2/+2
* irqchip: RISC-V per-HART local interrupt controller driverAnup Patel2020-06-091-2/+0
* riscv: Add KGDB supportVincent Chen2020-05-181-0/+5
* Merge tag 'riscv-for-linus-5.7' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2020-04-091-5/+27
|\
| * riscv: Unaligned load/store handling for M_MODEDamien Le Moal2020-04-031-3/+24
| * RISC-V: Add supported for ordered booting method using HSMAtish Patra2020-03-311-1/+1
| * riscv: add macro to get instruction lengthZong Li2020-03-261-1/+2
* | irqchip/sifive-plic: Enable/Disable external interrupts upon cpu online/offlineAtish Patra2020-03-161-1/+1
|/
* RISC-V: Don't enable all interrupts in trap_init()Anup Patel2020-02-181-2/+2
* riscv: abstract out CSR names for supervisor vs machine modeChristoph Hellwig2019-11-051-8/+8
* riscv: for C functions called only from assembly, mark with __visiblePaul Walmsley2019-10-281-2/+2
* riscv: add missing header file includesPaul Walmsley2019-10-281-0/+1
* riscv: cleanup do_trap_breakChristoph Hellwig2019-10-251-20/+6
* riscv: remove the switch statement in do_trap_break()Vincent Chen2019-10-141-11/+11
* riscv: Correct the handling of unexpected ebreak in do_trap_break()Vincent Chen2019-10-071-3/+3
* riscv: avoid sending a SIGTRAP to a user thread trapped in WARN()Vincent Chen2019-10-071-1/+1
* riscv: avoid kernel hangs when trapped in BUG()Vincent Chen2019-10-071-3/+3
* Merge branch 'siginfo-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds2019-07-081-5/+6
|\
| * signal: Remove the task parameter from force_sig_faultEric W. Biederman2019-05-291-2/+2
| * signal: Explicitly call force_sig_fault on currentEric W. Biederman2019-05-291-1/+1
| * signal/riscv: Remove tsk parameter from do_trapEric W. Biederman2019-05-291-3/+4
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-051-9/+1
|/
* riscv: Support BUG() in kernel moduleVincent Chen2019-05-161-1/+1
* riscv: Add the support for c.ebreak check in is_valid_bugaddr()Vincent Chen2019-05-161-3/+17
* RISC-V: Access CSRs using CSR numbersAnup Patel2019-05-161-3/+3
* riscv: remove duplicate macros from ptrace.hChristoph Hellwig2019-04-251-1/+1
* RISC-V: Don't increment sepc after breakpoint.Jim Wilson2018-08-131-1/+0
* Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds2018-06-161-1/+1
|\
| * riscv: no __user for probe_kernel_address()Luc Van Oostenryck2018-06-071-1/+1
* | signal/riscv: Replace do_trap_siginfo with force_sig_faultEric W. Biederman2018-04-251-8/+2
* | signal/riscv: Use force_sig_fault where appropriateEric W. Biederman2018-04-251-8/+1
* | signal: Ensure every siginfo we send has all bits initializedEric W. Biederman2018-04-251-0/+1
|/
* RISC-V: Init and Halt CodePalmer Dabbelt2017-09-261-0/+180
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-10 21:17:55 +0000