summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'riscv-for-linus-6.5-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-07-077-13/+17
|\
| * risc-v: Fix order of IPI enablement vs RCU startupMarc Zyngier2023-07-051-2/+3
| * RISC-V: drop error print from riscv_hartid_to_cpuid()Conor Dooley2023-07-041-1/+0
| * riscv: Discard vector state on syscallsBjörn Töpel2023-07-041-0/+2
| * riscv: vdso: include vdso/vsyscall.h for vdso_dataBen Dooks2023-07-041-0/+1
| * riscv: vector: clear V-reg in the first-use trapAndy Chiu2023-07-011-0/+1
| * riscv: vector: only enable interrupts in the first-use trapAndy Chiu2023-07-011-1/+7
| * Merge patch series "riscv: enable HAVE_LD_DEAD_CODE_DATA_ELIMINATION"Palmer Dabbelt2023-07-012-9/+3
| |\
| | * riscv: enable HAVE_LD_DEAD_CODE_DATA_ELIMINATIONZhangjin Wu2023-06-251-3/+3
| | * riscv: vmlinux-xip.lds.S: remove .alternative sectionJisheng Zhang2023-06-251-6/+0
* | | Merge tag 'trace-v6.5' of git://git.kernel.org/pub/scm/linux/kernel/git/trace...Linus Torvalds2023-06-301-6/+1
|\ \ \ | |/ / |/| |
| * | riscv: ftrace: Enable HAVE_FUNCTION_GRAPH_RETVALDonglin Peng2023-06-221-6/+1
* | | Merge tag 'riscv-for-linus-6.5-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-06-3020-130/+1363
|\ \ \
| * | | riscv: hibernate: remove WARN_ON in save_processor_stateSong Shuai2023-06-231-1/+0
| * | | Merge patch series "riscv: Add independent irq/softirq stacks support"Palmer Dabbelt2023-06-232-2/+101
| |\ \ \
| | * | | riscv: stack: Support HAVE_SOFTIRQ_ON_OWN_STACKGuo Ren2023-06-221-0/+35
| | * | | riscv: stack: Support HAVE_IRQ_EXIT_ON_IRQ_STACKGuo Ren2023-06-222-2/+66
| * | | | Merge patch series "ISA string parser cleanups"Palmer Dabbelt2023-06-233-28/+116
| |\ \ \ \
| | * | | | RISC-V: always report presence of extensions formerly part of the base ISAConor Dooley2023-06-212-0/+21
| | * | | | RISC-V: remove decrement/increment dance in ISA string parserConor Dooley2023-06-211-8/+6
| | * | | | RISC-V: rework comments in ISA string parserConor Dooley2023-06-211-11/+59
| | * | | | RISC-V: validate riscv,isa at boot, not during ISA string parsingConor Dooley2023-06-212-9/+11
| | * | | | RISC-V: split early & late of_node to hartid mappingConor Dooley2023-06-212-2/+22
| | * | | | RISC-V: simplify register width check in ISA string parsingConor Dooley2023-06-211-8/+7
| * | | | | riscv: replace deprecated scall with ecallFangrui Song2023-06-202-2/+2
| * | | | | riscv: uprobes: Restore thread.bad_causeTiezhu Yang2023-06-201-0/+2
| * | | | | Merge patch series "RISC-V: Export Zba, Zbb to usermode via hwprobe"Palmer Dabbelt2023-06-193-16/+56
| |\ \ \ \ \
| | * | | | | RISC-V: hwprobe: Expose Zba, Zbb, and ZbsEvan Green2023-06-191-7/+41
| | * | | | | RISC-V: Track ISA extensions per hartEvan Green2023-06-191-6/+12
| | * | | | | RISC-V: Add Zba, Zbs extension probingEvan Green2023-06-192-0/+4
| * | | | | | RISC-V: ACPI : Fix for usage of pointers in different address spaceSunil V L2023-06-191-2/+2
| * | | | | | riscv: hibernation: Remove duplicate call of suspend_restore_csrsSong Shuai2023-06-191-1/+0
| * | | | | | riscv: hibernation: Replace jalr with jr before suspend_restore_regsSong Shuai2023-06-191-2/+2
| * | | | | | riscv: say disabling zicbom if no or bad riscv,cbom-block-size foundBen Dooks2023-06-141-2/+2
| | |_|/ / / | |/| | | |
| * | | | | Merge patch series "riscv: Add vector ISA support"Palmer Dabbelt2023-06-0812-41/+658
| |\ \ \ \ \ | | |_|/ / / | |/| | | |
| | * | | | riscv: Add sysctl to set the default vector rule for new processesAndy Chiu2023-06-081-1/+32
| | * | | | riscv: Add prctl controls for userspace vector managementAndy Chiu2023-06-083-1/+123
| | * | | | riscv: hwcap: change ELF_HWCAP to a functionAndy Chiu2023-06-081-0/+5
| | * | | | riscv: prevent stack corruption by reserving task_pt_regs(p) earlyGreentime Hu2023-06-081-0/+2
| | * | | | riscv: signal: validate altstack to reflect VectorAndy Chiu2023-06-081-0/+7
| | * | | | riscv: signal: Report signal frame size to userspace via auxvVincent Chen2023-06-081-5/+15
| | * | | | riscv: signal: Add sigcontext save/restore for vectorGreentime Hu2023-06-082-14/+163
| | * | | | riscv: signal: check fp-reserved words unconditionallyAndy Chiu2023-06-081-27/+28
| | * | | | riscv: Add ptrace vector supportGreentime Hu2023-06-081-0/+70
| | * | | | riscv: Allocate user's vector context in the first-use trapAndy Chiu2023-06-082-2/+119
| | * | | | riscv: Add task switch support for vectorGreentime Hu2023-06-081-0/+19
| | * | | | riscv: Introduce riscv_v_vsize to record size of Vector contextGreentime Hu2023-06-084-0/+46
| | * | | | riscv: Disable Vector Instructions for kernel itselfGuo Ren2023-06-082-9/+9
| | * | | | riscv: Clear vector regfile on bootupGreentime Hu2023-06-081-2/+25
| | * | | | riscv: hwprobe: Add support for probing V in RISCV_HWPROBE_KEY_IMA_EXT_0Andy Chiu2023-06-081-0/+4
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-27 17:33:34 +0000