summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kvm/vcpu_onereg.c
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: KVM: Allow Zfh[min] extensions for Guest/VMAnup Patel2024-01-191-0/+4
* RISC-V: KVM: Allow vector crypto extensions for Guest/VMAnup Patel2024-01-191-0/+20
* RISC-V: KVM: Allow scalar crypto extensions for Guest/VMAnup Patel2024-01-191-0/+20
* RISC-V: KVM: Allow Zbc extension for Guest/VMAnup Patel2024-01-191-0/+2
* RISC-V: KVM: Add support for SBI STA registersAndrew Jones2023-12-301-14/+23
* RISC-V: KVM: Add support for SBI extension registersAndrew Jones2023-12-301-4/+38
* RISC-V: KVM: Fix indentation in kvm_riscv_vcpu_set_reg_csr()Anup Patel2023-12-291-1/+1
* RISC-V: KVM: add vector registers and CSRs in KVM_GET_REG_LISTDaniel Henrique Barboza2023-12-291-0/+55
* RISC-V: KVM: Make SBI uapi consistent with ISA uapiAndrew Jones2023-12-291-8/+15
* RISC-V: KVM: Don't add SBI multi regs in get-reg-listAndrew Jones2023-12-291-34/+2
* Merge tag 'riscv-for-linus-6.7-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-11-101-1/+1
|\
| * riscv: Rearrange hwcap.h and cpufeature.hXiao Wang2023-11-091-1/+1
* | RISC-V: KVM: Allow Zicond extension for Guest/VMAnup Patel2023-10-121-0/+2
* | RISCV: KVM: Add sstateen0 to ONE_REGMayuresh Chitale2023-10-121-2/+62
* | RISC-V: KVM: Enable Smstateen accessesMayuresh Chitale2023-10-121-1/+5
* | RISC-V: KVM: Fix riscv_vcpu_get_isa_ext_single() for missing extensionsAnup Patel2023-09-211-1/+4
* | RISC-V: KVM: Fix KVM_GET_REG_LIST API for ISA_EXT registersAnup Patel2023-09-211-1/+1
|/
* KVM: riscv: Add KVM_GET_REG_LIST API supportHaibo Xu2023-08-091-0/+366
* RISC-V: KVM: Improve vector save/restore functionsAndrew Jones2023-08-081-4/+2
* RISC-V: KVM: avoid EBUSY when writing the same isa_ext valDaniel Henrique Barboza2023-08-081-0/+3
* RISC-V: KVM: avoid EBUSY when writing the same machine ID valDaniel Henrique Barboza2023-08-081-0/+6
* RISC-V: KVM: avoid EBUSY when writing same ISA valDaniel Henrique Barboza2023-08-081-0/+7
* RISC-V: KVM: use EBUSY when !vcpu->arch.ran_atleast_onceDaniel Henrique Barboza2023-08-081-2/+2
* RISC-V: KVM: do not EOPNOTSUPP in set_one_reg() zicbo(m|z)Daniel Henrique Barboza2023-08-081-2/+10
* RISC-V: KVM: use ENOENT in *_one_reg() when extension is unavailableDaniel Henrique Barboza2023-08-081-3/+3
* RISC-V: KVM: return ENOENT in *_one_reg() when reg is unknownDaniel Henrique Barboza2023-08-081-18/+18
* RISC-V: KVM: provide UAPI for host SATP modeDaniel Henrique Barboza2023-08-081-0/+7
* RISC-V: KVM: Sort ISA extensions alphabetically in ONE_REG interfaceAnup Patel2023-08-081-6/+7
* RISC-V: KVM: Allow Zicntr, Zicsr, Zifencei, and Zihpm for Guest/VMAnup Patel2023-08-081-0/+8
* RISC-V: KVM: Allow Zba and Zbs extensions for Guest/VMAnup Patel2023-08-081-0/+4
* RISC-V: KVM: Extend ONE_REG to enable/disable multiple ISA extensionsAnup Patel2023-08-081-29/+124
* RISC-V: KVM: Factor-out ONE_REG related code to its own source fileAnup Patel2023-08-081-0/+548
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-17 14:54:03 +0000