summaryrefslogtreecommitdiffstats
path: root/arch/riscv/mm/dma-noncoherent.c
Commit message (Expand)AuthorAgeFilesLines
* iommu: Remove struct iommu_ops *iommu from arch_setup_dma_ops()Jason Gunthorpe2023-12-121-1/+1
* riscv: split cache ops out of dma-noncoherent.cChristoph Hellwig2023-11-071-15/+0
* RISC-V: capitalise CMO op macrosConor Dooley2023-11-051-4/+4
* Merge patch series "Add non-coherent DMA support for AX45MP"Palmer Dabbelt2023-09-081-0/+43
|\
| * riscv: mm: dma-noncoherent: nonstandard cache operations supportLad Prabhakar2023-09-011-0/+43
* | Merge patch series "riscv: dma-mapping: unify support for cache flushes"Palmer Dabbelt2023-09-081-9/+51
|\|
| * riscv: dma-mapping: switch over to generic implementationLad Prabhakar2023-09-011-9/+51
| * riscv: dma-mapping: skip invalidation before bidirectional DMAArnd Bergmann2023-09-011-1/+1
| * riscv: dma-mapping: only invalidate after DMA, not flushArnd Bergmann2023-09-011-1/+1
* | riscv: allow kmalloc() caches aligned to the smallest valueJisheng Zhang2023-08-231-0/+8
|/
* riscv: mm: mark noncoherent_supported as __ro_after_initJisheng Zhang2023-07-061-1/+1
* RISC-V: Fix compilation without RISCV_ISA_ZICBOMAndrew Jones2022-10-211-41/+0
* RISC-V: KVM: Provide UAPI for Zicbom block sizeAndrew Jones2022-10-021-0/+2
* RISC-V: Clean up the Zicbom block size probingPalmer Dabbelt2022-09-131-10/+13
* riscv: implement Zicbom-based CMO instructions + the t-head variantPalmer Dabbelt2022-08-101-2/+6
* riscv: Add support for non-coherent devices using zicbom extensionHeiko Stuebner2022-07-281-0/+112