summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'kbuild-v5.4' of git://git.kernel.org/pub/scm/linux/kernel/git/masa...Linus Torvalds2019-09-202-1/+2
|\
| * kbuild: add CONFIG_ASM_MODVERSIONSMasahiro Yamada2019-08-221-0/+1
| * kbuild: rebuild modules when module linker scripts are updatedMasahiro Yamada2019-08-211-1/+1
* | Merge tag 'riscv/for-v5.4-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds2019-09-1624-110/+369
|\ \
| * | riscv: move the TLB flush logic out of lineChristoph Hellwig2019-09-053-30/+45
| * | riscv: don't use the rdtime(h) pseudo-instructionsChristoph Hellwig2019-09-051-23/+21
| * | riscv: cleanup riscv_cpuid_to_hartid_maskChristoph Hellwig2019-09-054-8/+1
| * | riscv: optimize send_ipi_singleChristoph Hellwig2019-09-051-1/+7
| * | riscv: cleanup send_ipi_maskChristoph Hellwig2019-09-051-9/+7
| * | riscv: refactor the IPI codeChristoph Hellwig2019-09-051-24/+31
| * | riscv: Add support for perf registers samplingMao Han2019-09-054-0/+89
| * | riscv: Add perf callchain supportMao Han2019-09-044-3/+101
| * | riscv: add arch/riscv/KbuildMasahiro Yamada2019-08-302-1/+4
| * | RISC-V: Implement sparsememLogan Gunthorpe2019-08-305-0/+57
| * | riscv: Using CSR numbers to access CSRsBin Meng2019-08-306-21/+16
| * | Merge tag 'common/for-v5.4-rc1/cpu-topology' into for-v5.4-rc1-branchPaul Walmsley2019-08-302-0/+4
| |\ \
* | \ \ Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2019-09-162-0/+4
|\ \ \ \
| * \ \ \ Merge tag 'common/for-v5.4-rc1/cpu-topology' of git://git.kernel.org/pub/scm/...Will Deacon2019-08-142-0/+4
| |\ \ \ \ | | | |/ / | | |/| |
| | * | | RISC-V: Parse cpu topology during boot.Atish Patra2019-07-222-0/+4
* | | | | riscv: modify the Image header to improve compatibility with the ARM64 headerPaul Walmsley2019-09-132-8/+8
| |_|/ / |/| | |
* | | | RISC-V: Fix FIXMAP area corruption on RV32 systemsAnup Patel2019-08-282-6/+10
* | | | riscv: Make __fstate_clean() work correctly.Vincent Chen2019-08-141-1/+1
* | | | riscv: Correct the initialized flow of FP registerVincent Chen2019-08-142-2/+15
* | | | riscv: defconfig: Update the defconfigAlistair Francis2019-08-131-0/+2
* | | | riscv: rv32_defconfig: Update the defconfigAlistair Francis2019-08-131-0/+3
* | | | riscv: fix flush_tlb_range() end address for flush_tlb_page()Paul Walmsley2019-08-131-2/+9
| |_|/ |/| |
* | | RISC-V: Remove udivdi3Palmer Dabbelt2019-08-082-34/+0
* | | riscv: delay: use do_div() instead of __udivdi3()Paul Walmsley2019-08-081-1/+5
|/ /
* | riscv: defconfig: align RV64 defconfig to the output of "make savedefconfig"Paul Walmsley2019-07-311-5/+5
* | riscv: dts: fu540-c000: drop "timebase-frequency"Paul Walmsley2019-07-311-1/+0
* | riscv: Fix perf record without libelf supportMao Han2019-07-311-1/+1
* | Merge tag 'spdx-5.3-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/gre...Linus Torvalds2019-07-287-7/+7
|\ \
| * | treewide: add "WITH Linux-syscall-note" to SPDX tag of uapi headersMasahiro Yamada2019-07-257-7/+7
| |/
* | Merge tag 'riscv/for-v5.3-rc2' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds2019-07-254-0/+26
|\ \ | |/ |/|
| * riscv: dts: Add DT node for SiFive FU540 Ethernet controller driverYash Shah2019-07-222-0/+24
| * riscv: include generic support for MSI irqdomainsWesley Terpstra2019-07-221-0/+1
| * riscv: enable sys_clone3 syscall for rv64Paul Walmsley2019-07-181-0/+1
* | Merge tag 'kbuild-v5.3-2' of git://git.kernel.org/pub/scm/linux/kernel/git/ma...Linus Torvalds2019-07-201-2/+0
|\ \ | |/ |/|
| * riscv: drop unneeded -Wall additionMasahiro Yamada2019-07-171-2/+0
* | Merge tag 'riscv/for-v5.3-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...Linus Torvalds2019-07-1819-115/+563
|\ \ | |/ |/|
| * riscv: fix build break after macro-to-function conversion in generic cacheflu...Paul Walmsley2019-07-181-4/+59
| * RISC-V: Add an Image header that boot loader can parse.Atish Patra2019-07-112-0/+97
| * RISC-V: Setup initial page tables in two stagesAnup Patel2019-07-096-64/+284
| * riscv: remove free_initrd_memChristoph Hellwig2019-07-041-5/+0
| * riscv: ccache: Remove unused variableYash Shah2019-07-041-4/+7
| * riscv: Introduce huge page support for 32/64bit kernelAlexandre Ghiti2019-07-036-2/+88
| * RISC-V: Fix memory reservation in setup_bootmem()Anup Patel2019-07-011-7/+7
| * riscv: defconfig: enable SOC_SIFIVELoys Ollivier2019-07-011-5/+1
| * riscv: select SiFive platform drivers with SOC_SIFIVELoys Ollivier2019-07-011-0/+5
| * arch: riscv: add config option for building SiFive's SoC resourceLoys Ollivier2019-07-013-1/+11
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-10 01:18:07 +0000