summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* Merge patch series "RISC-V: ACPI: Add LPI support"Palmer Dabbelt2024-03-202-0/+52
|\
| * cpuidle: RISC-V: Move few functions to arch/riscvSunil V L2024-03-192-0/+52
* | Merge patch series "riscv: Introduce compat-mode helpers & improve arch_get_m...Palmer Dabbelt2024-03-205-24/+34
|\ \
| * | riscv: Introduce set_compat_task() in asm/compat.hLeonardo Bras2024-03-192-4/+9
| * | riscv: Introduce is_compat_thread() into compat.hLeonardo Bras2024-03-192-3/+11
| * | riscv: add compile-time test into is_compat_task()Leonardo Bras2024-03-194-12/+5
| * | riscv: Replace direct thread flag check with is_compat_task()Leonardo Bras2024-03-192-2/+2
| * | riscv: Improve arch_get_mmap_end() macroLeonardo Bras2024-03-191-3/+9
* | | riscv: vector: Fix a typo of preempt_vSong Shuai2024-03-151-2/+2
* | | Merge patch series "riscv: mm: Extend mappable memory up to hint address"Palmer Dabbelt2024-03-151-16/+11
|\ \ \
| * | | riscv: mm: Use hint address in mmap if availableCharlie Jenkins2024-03-141-16/+11
* | | | Merge patch series "riscv: Use Kconfig to set unaligned access speed"Palmer Dabbelt2024-03-158-293/+374
|\ \ \ \
| * | | | riscv: Set unaligned access speed at compile timeCharlie Jenkins2024-03-137-296/+359
| * | | | riscv: Decouple emulated unaligned accesses from access speedCharlie Jenkins2024-03-133-13/+29
| * | | | riscv: Only check online cpus for emulated accessesCharlie Jenkins2024-03-131-1/+1
| * | | | riscv: lib: Introduce has_fast_unaligned_access()Charlie Jenkins2024-03-133-11/+13
| | |_|/ | |/| |
* | | | Merge patch series "Support Andes PMU extension"Palmer Dabbelt2024-03-157-20/+13
|\ \ \ \
| * | | | riscv: dts: renesas: Add Andes PMU extension for r9a07g043fYu Chien Peter Lin2024-03-121-1/+1
| * | | | perf: RISC-V: Introduce Andes PMU to support perf event samplingYu Chien Peter Lin2024-03-123-9/+2
| * | | | riscv: dts: renesas: r9a07g043f: Update compatible string to use Andes INTCYu Chien Peter Lin2024-03-121-1/+1
| * | | | riscv: errata: Rename defines for AndesYu Chien Peter Lin2024-03-124-9/+9
| |/ / /
* | | | Merge patch "riscv: Fix compilation error with FAST_GUP and rv32"Palmer Dabbelt2024-03-152-60/+7
|\ \ \ \
| * | | | riscv: Fix compilation error with FAST_GUP and rv32Alexandre Ghiti2024-03-151-0/+2
| * | | | riscv: Fix pte_leaf_size() for NAPOTAlexandre Ghiti2024-02-291-0/+4
| * | | | Revert "riscv: mm: support Svnapot in huge vmap"Alexandre Ghiti2024-02-291-60/+1
| |/ / /
* | | | RISC-V: fix check for zvkb with tip-of-tree clangEric Biggers2024-02-281-1/+1
* | | | Merge commit '3aff0c459e77' into for-nextPalmer Dabbelt2024-02-281-1/+0
|\ \ \ \
| * | | | RISC-V: Drop invalid test from CONFIG_AS_HAS_OPTION_ARCHNathan Chancellor2024-02-161-1/+0
| |/ / /
* | | | riscv: defconfig: Enable mmc and dma drivers for T-Head TH1520Drew Fustini2024-02-161-0/+2
* | | | Merge patch series "membarrier: riscv: Core serializing command"Palmer Dabbelt2024-02-154-0/+85
|\ \ \ \
| * | | | membarrier: riscv: Provide core serializing commandAndrea Parri2024-02-153-0/+51
| * | | | membarrier: riscv: Add full memory barrier in switch_mm()Andrea Parri2024-02-153-0/+34
| |/ / /
* | | | riscv: Avoid code duplication with generic bitops implementationXiao Wang2024-01-241-114/+24
* | | | riscv: Support RANDOMIZE_KSTACK_OFFSETSong Shuai2024-01-242-1/+17
* | | | RISC-V: Remove duplicated include in smpboot.cYang Li2024-01-241-1/+0
* | | | riscv: blacklist assembly symbols for kprobeClément Léger2024-01-242-0/+13
* | | | Merge patch series "riscv: support fast gup"Palmer Dabbelt2024-01-244-8/+71
|\ \ \ \
| * | | | riscv: enable HAVE_FAST_GUP if MMUJisheng Zhang2024-01-242-0/+7
| * | | | riscv: enable MMU_GATHER_RCU_TABLE_FREE for SMP && MMUJisheng Zhang2024-01-243-5/+37
| * | | | riscv: tlb: convert __p*d_free_tlb() to inline functionsJisheng Zhang2024-01-241-22/+32
| * | | | riscv: tlb: fix __p*d_free_tlb()Jisheng Zhang2024-01-241-3/+17
| | |_|/ | |/| |
* | | | Merge patch series "riscv: Increase mmap_rnd_bits_max on Sv48/57"Palmer Dabbelt2024-01-241-0/+6
|\ \ \ \
| * | | | riscv: mm: Update mmap_rnd_bits_maxSami Tolvanen2024-01-241-0/+6
| | |/ / | |/| |
* | | | Revert "RISC-V: mark hibernation as nonportable"Conor Dooley2024-01-231-4/+1
* | | | Merge patch series "RISC-V crypto with reworked asm files"Palmer Dabbelt2024-01-2222-0/+3271
|\ \ \ \
| * | | | crypto: riscv - add vector crypto accelerated SM4Jerry Shih2024-01-224-0/+244
| * | | | crypto: riscv - add vector crypto accelerated SM3Jerry Shih2024-01-224-0/+250
| * | | | crypto: riscv - add vector crypto accelerated SHA-{512,384}Jerry Shih2024-01-224-0/+350
| * | | | crypto: riscv - add vector crypto accelerated SHA-{256,224}Jerry Shih2024-01-224-0/+376
| * | | | crypto: riscv - add vector crypto accelerated GHASHJerry Shih2024-01-224-0/+253
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-24 12:21:21 +0000