summaryrefslogtreecommitdiffstats
path: root/arch/riscv
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2024-04-032-7/+32
|\
| * RISC-V: KVM: Fix APLIC in_clrip[x] read emulationAnup Patel2024-03-261-3/+18
| * RISC-V: KVM: Fix APLIC setipnum_le/be write emulationAnup Patel2024-03-251-3/+13
| * RISC-V: KVM: Remove second semicolonColin Ian King2024-03-251-1/+1
* | Merge tag 'net-6.9-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/netd...Linus Torvalds2024-03-281-0/+16
|\ \ | |/ |/|
| * Merge tag 'for-netdev' of https://git.kernel.org/pub/scm/linux/kernel/git/bpf...Paolo Abeni2024-03-261-0/+16
| |\
| | * riscv, bpf: Fix kfunc parameters incompatibility between bpf and riscv abiPu Lehui2024-03-251-0/+16
* | | Merge tag 'riscv-for-linus-6.9-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2024-03-2268-550/+4316
|\ \ \ | |/ / |/| |
| * | riscv: Fix syscall wrapper for >word-size argumentsSami Tolvanen2024-03-201-14/+39
| * | Merge patch series "riscv/barrier: tidying up barrier-related macro"Palmer Dabbelt2024-03-207-32/+36
| |\ \
| | * | riscv/barrier: Add missing space after ','Eric Chan2024-03-191-6/+6
| | * | riscv/barrier: Consolidate fence definitionsEric Chan2024-03-197-14/+16
| | * | riscv/barrier: Define RISCV_FULL_BARRIEREric Chan2024-03-193-10/+12
| | * | riscv/barrier: Define __{mb,rmb,wmb}Eric Chan2024-03-191-3/+3
| * | | crypto: riscv - add vector crypto accelerated AES-CBC-CTSEric Biggers2024-03-203-5/+245
| * | | crypto: riscv - parallelize AES-CBC decryptionEric Biggers2024-03-201-9/+15
| * | | Merge patch series "RISC-V: ACPI: Enable CPPC based cpufreq support"Palmer Dabbelt2024-03-201-0/+1
| |\ \ \
| | * | | RISC-V: defconfig: Enable CONFIG_ACPI_CPPC_CPUFREQSunil V L2024-03-191-0/+1
| * | | | riscv: Only flush the mm icache when setting an exec pteAlexandre Ghiti2024-03-203-10/+10
| * | | | riscv: Use kcalloc() instead of kzalloc()Erick Archer2024-03-201-2/+1
| * | | | Merge patch series "RISC-V: ACPI: Add LPI support"Palmer Dabbelt2024-03-202-0/+52
| |\| | |
| | * | | cpuidle: RISC-V: Move few functions to arch/riscvSunil V L2024-03-192-0/+52
| | |/ /
| * | | Merge patch series "riscv: Introduce compat-mode helpers & improve arch_get_m...Palmer Dabbelt2024-03-205-24/+34
| |\ \ \
| | * | | riscv: Introduce set_compat_task() in asm/compat.hLeonardo Bras2024-03-192-4/+9
| | * | | riscv: Introduce is_compat_thread() into compat.hLeonardo Bras2024-03-192-3/+11
| | * | | riscv: add compile-time test into is_compat_task()Leonardo Bras2024-03-194-12/+5
| | * | | riscv: Replace direct thread flag check with is_compat_task()Leonardo Bras2024-03-192-2/+2
| | * | | riscv: Improve arch_get_mmap_end() macroLeonardo Bras2024-03-191-3/+9
| * | | | riscv: vector: Fix a typo of preempt_vSong Shuai2024-03-151-2/+2
| * | | | Merge patch series "riscv: mm: Extend mappable memory up to hint address"Palmer Dabbelt2024-03-151-16/+11
| |\ \ \ \
| | * | | | riscv: mm: Use hint address in mmap if availableCharlie Jenkins2024-03-141-16/+11
| * | | | | Merge patch series "riscv: Use Kconfig to set unaligned access speed"Palmer Dabbelt2024-03-158-293/+374
| |\ \ \ \ \
| | * | | | | riscv: Set unaligned access speed at compile timeCharlie Jenkins2024-03-137-296/+359
| | * | | | | riscv: Decouple emulated unaligned accesses from access speedCharlie Jenkins2024-03-133-13/+29
| | * | | | | riscv: Only check online cpus for emulated accessesCharlie Jenkins2024-03-131-1/+1
| | * | | | | riscv: lib: Introduce has_fast_unaligned_access()Charlie Jenkins2024-03-133-11/+13
| | | |_|/ / | | |/| | |
| * | | | | Merge patch series "Support Andes PMU extension"Palmer Dabbelt2024-03-157-20/+13
| |\ \ \ \ \
| | * | | | | riscv: dts: renesas: Add Andes PMU extension for r9a07g043fYu Chien Peter Lin2024-03-121-1/+1
| | * | | | | perf: RISC-V: Introduce Andes PMU to support perf event samplingYu Chien Peter Lin2024-03-123-9/+2
| | * | | | | riscv: dts: renesas: r9a07g043f: Update compatible string to use Andes INTCYu Chien Peter Lin2024-03-121-1/+1
| | * | | | | riscv: errata: Rename defines for AndesYu Chien Peter Lin2024-03-124-9/+9
| | |/ / / /
| * | | | | Merge patch "riscv: Fix compilation error with FAST_GUP and rv32"Palmer Dabbelt2024-03-152-60/+7
| |\ \ \ \ \
| | * | | | | riscv: Fix compilation error with FAST_GUP and rv32Alexandre Ghiti2024-03-151-0/+2
| * | | | | | RISC-V: fix check for zvkb with tip-of-tree clangEric Biggers2024-02-281-1/+1
| * | | | | | Merge commit '3aff0c459e77' into for-nextPalmer Dabbelt2024-02-281-1/+0
| |\ \ \ \ \ \
| * | | | | | | riscv: defconfig: Enable mmc and dma drivers for T-Head TH1520Drew Fustini2024-02-161-0/+2
| * | | | | | | Merge patch series "membarrier: riscv: Core serializing command"Palmer Dabbelt2024-02-154-0/+85
| |\ \ \ \ \ \ \
| | * | | | | | | membarrier: riscv: Provide core serializing commandAndrea Parri2024-02-153-0/+51
| | * | | | | | | membarrier: riscv: Add full memory barrier in switch_mm()Andrea Parri2024-02-153-0/+34
| | | |_|/ / / / | | |/| | | | |
| * | | | | | | riscv: Avoid code duplication with generic bitops implementationXiao Wang2024-01-241-114/+24
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-01 20:46:23 +0000