summaryrefslogtreecommitdiffstats
path: root/drivers/clk/renesas/r8a77980-cpg-mssr.c
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: r8a77980: Add I2C5 clockNikita Yushchenko2023-03-301-0/+1
* clk: renesas: r8a77980: Add Z2 clockGeert Uytterhoeven2023-03-101-0/+1
* clk: renesas: r8a77980: Add VIN clocksNiklas Söderlund2023-03-061-0/+16
* clk: renesas: Move RPC core clocksGeert Uytterhoeven2022-04-131-5/+5
* clk: renesas: rcar-gen3: Add SDnH clockWolfram Sang2021-11-191-1/+2
* clk: renesas: rcar-gen3: Mark RWDT clocks as criticalUlrich Hecht2020-06-221-1/+1
* clk: renesas: r8a77980: Fix RPC-IF module clock's parentSergei Shtylyov2019-04-021-1/+1
* clk: renesas: r8a77980: Add RPC clocksSergei Shtylyov2019-02-051-0/+8
* clk: renesas: r8a77980: Add CMT clocksSergei Shtylyov2018-09-031-0/+4
* clk: renesas: r8a77980: Add RCLK for watchdog timerGeert Uytterhoeven2018-08-271-0/+4
* clk: renesas: r8a77980: Add OSC predivider configuration and clockGeert Uytterhoeven2018-08-271-11/+13
* clk: renesas: r8a77980: Correct parent clock of PCIEC0Geert Uytterhoeven2018-04-161-1/+1
* clk: renesas: cpg-mssr: add R8A77980 supportSergei Shtylyov2018-02-201-0/+227