summaryrefslogtreecommitdiffstats
path: root/drivers/clk/renesas/r8a779a0-cpg-mssr.c
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: r8a779a0: Add PWM clockWolfram Sang2023-05-081-0/+1
* clk: renesas: r8a779a0: Tidy up DMAC name on SYS-DMACKuninori Morimoto2023-01-261-2/+2
* clk: renesas: r8a779a0: Fix SD0H clock nameWolfram Sang2022-10-261-1/+1
* clk: renesas: rcar-gen4: Add CLK_TYPE_GEN4_PLL4Yoshihiro Shimoda2022-04-291-6/+6
* clk: renesas: Move RPC core clocksGeert Uytterhoeven2022-04-131-4/+7
* clk: renesas: r8a779a0: Add CANFD module clockUlrich Hecht2022-01-241-0/+1
* clk: renesas: rcar-gen4: Introduce R-Car Gen4 CPG driverYoshihiro Shimoda2021-12-081-324/+26
* clk: renesas: rcar-gen3: Switch to new SD clock handlingWolfram Sang2021-11-191-4/+2
* clk: renesas: r8a779a0: Add SDnH clock to V3UWolfram Sang2021-11-191-1/+10
* clk: renesas: r8a779a0: Add RPC supportWolfram Sang2021-10-081-0/+32
* clk: renesas: r8a779a0: Add Z0 and Z1 clock supportGeert Uytterhoeven2021-09-281-0/+158
* clk: renesas: r8a779a0: Add TPU clockWolfram Sang2021-09-241-0/+1
* clk: renesas: r8a779a0: Add the DSI clocksKieran Bingham2021-07-191-1/+3
* clk: renesas: r8a779a0: Add the DU clockKieran Bingham2021-07-191-0/+1
* clk: renesas: r8a779a0: Add ISPCS clocksNiklas Söderlund2021-05-111-0/+4
* clk: renesas: r8a779a0: Add CMT clocksWolfram Sang2021-03-121-0/+4
* clk: renesas: r8a779a0: Add TSC clockNiklas Söderlund2021-03-101-0/+1
* clk: renesas: r8a779a0: Add TMU clocksWolfram Sang2021-03-101-0/+6
* clk: renesas: r8a779a0: Add RAVB clocksWolfram Sang2021-01-251-0/+6
* clk: renesas: r8a779a0: Add I2C clocksWolfram Sang2021-01-251-0/+7
* clk: renesas: r8a779a0: Add SYS-DMAC clocksGeert Uytterhoeven2021-01-121-0/+2
* clk: renesas: r8a779a0: Add SDHI supportWolfram Sang2021-01-121-2/+15
* clk: renesas: r8a779a0: Add MSIOF clocksGeert Uytterhoeven2021-01-121-0/+6
* clk: renesas: r8a779a0: Add PFC/GPIO clocksGeert Uytterhoeven2021-01-121-0/+5
* clk: renesas: r8a779a0: Fix parent of CBFUSA clockGeert Uytterhoeven2021-01-071-1/+1
* clk: renesas: r8a779a0: Remove non-existent S2 clockGeert Uytterhoeven2021-01-071-1/+0
* clk: renesas: r8a779a0: Add HSCIF supportWolfram Sang2021-01-071-0/+4
* clk: renesas: r8a779a0: Add RWDT clocksWolfram Sang2020-12-281-0/+9
* clk: renesas: r8a779a0: Add VSPX clock supportKieran Bingham2020-12-281-0/+4
* clk: renesas: r8a779a0: Add VSPD clock supportKieran Bingham2020-12-281-0/+2
* clk: renesas: r8a779a0: Add FCPVD clock supportKieran Bingham2020-12-281-0/+2
* clk: renesas: r8a779a0: Fix R and OSC clocksGeert Uytterhoeven2020-12-101-3/+10
* clk: renesas: r8a779a0: Add VIN clocksJacopo Mondi2020-12-101-0/+32
* clk: renesas: r8a779a0: Add CSI4[0-3] clocksJacopo Mondi2020-12-101-0/+4
* clk: renesas: r8a779a0: Make rcar_r8a779a0_cpg_clk_register() staticGeert Uytterhoeven2020-12-101-1/+1
* clk: renesas: cpg-mssr: Add support for R-Car V3UYoshihiro Shimoda2020-09-171-0/+276