| Commit message (Expand) | Author | Age | Files | Lines |
*-. | Merge branches 'clk-aspeed', 'clk-unused', 'clk-of-node-put', 'clk-const-bulk... | Stephen Boyd | 2019-09-19 | 3 | -14/+1 |
|\ \ |
|
| | * | clk: st: clk-flexgen: Add of_node_put() in st_of_flexgen_setup() | Nishka Dasgupta | 2019-08-07 | 1 | -0/+1 |
| |/
|/| |
|
| * | clk: st: clkgen-pll: remove unused variable 'st_pll3200c32_407_a0' | YueHaibing | 2019-09-06 | 1 | -13/+0 |
| * | clk: st: clkgen-fsyn: remove unused variable 'st_quadfs_fs660c32_ops' | YueHaibing | 2019-09-06 | 1 | -1/+0 |
|/ |
|
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500 | Thomas Gleixner | 2019-06-19 | 1 | -5/+1 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 194 | Thomas Gleixner | 2019-05-30 | 1 | -1/+2 |
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152 | Thomas Gleixner | 2019-05-30 | 2 | -12/+2 |
* | treewide: Add SPDX license identifier - Makefile/Kconfig | Thomas Gleixner | 2019-05-21 | 1 | -0/+1 |
* | clk: Remove io.h from clk-provider.h | Stephen Boyd | 2019-05-15 | 1 | -0/+1 |
* | clk: st: Remove usage of CLK_IS_BASIC | Stephen Boyd | 2018-12-10 | 3 | -4/+4 |
* | clk: Convert to using %pOFn instead of device_node.name | Rob Herring | 2018-08-30 | 1 | -1/+1 |
* | treewide: kzalloc() -> kcalloc() | Kees Cook | 2018-06-12 | 2 | -2/+2 |
* | License cleanup: add SPDX GPL-2.0 license identifier to files with no license | Greg Kroah-Hartman | 2017-11-02 | 1 | -0/+1 |
* | clk: st: clk-flexgen: Unmap region obtained by of_iomap | Arvind Yadav | 2016-12-08 | 1 | -1/+4 |
* | drivers: clk: st: Handle clk synchronous mode for video clocks | Gabriel Fernandez | 2016-09-16 | 1 | -2/+35 |
* | drivers: clk: st: Add clock propagation for audio clocks | Gabriel Fernandez | 2016-09-16 | 1 | -1/+25 |
* | drivers: clk: st: Add fs660c32 synthesizer algorithm | Gabriel Fernandez | 2016-09-16 | 1 | -69/+111 |
* | drivers: clk: st: Simplify clock binding of STiH4xx platforms | Gabriel Fernandez | 2016-09-16 | 3 | -77/+55 |
* | drivers: clk: st: Remove stih415-416 clock support | Gabriel Fernandez | 2016-09-16 | 3 | -1404/+1 |
* | clk: st: clkgen-pll: Detect critical clocks | Lee Jones | 2016-06-30 | 1 | -10/+17 |
* | clk: st: clkgen-fsyn: Detect critical clocks | Lee Jones | 2016-06-30 | 1 | -3/+7 |
* | clk: st: clk-flexgen: Detect critical clocks | Lee Jones | 2016-06-30 | 1 | -1/+3 |
* | clk: st: Remove impossible check for of_clk_get_parent_count() < 0 | Stephen Boyd | 2016-02-26 | 2 | -4/+4 |
* | clk: st: avoid uninitialized variable use | Arnd Bergmann | 2016-01-29 | 1 | -2/+6 |
* | clk: move the common clock's to_clk_*(_hw) macros to clk-provider.h | Geliang Tang | 2016-01-29 | 1 | -5/+4 |
* | clk: st: avoid uninitialized variable use | Arnd Bergmann | 2015-11-20 | 1 | -8/+9 |
* | drivers: clk: st: Correct the pll-type for A9 for stih418 | Gabriel Fernandez | 2015-10-08 | 1 | -0/+194 |
* | drivers: clk: st: PLL rate change implementation for DVFS | Gabriel Fernandez | 2015-10-08 | 3 | -10/+216 |
* | drivers: clk: st: Support for enable/disable in Clockgen PLLs | Gabriel Fernandez | 2015-10-08 | 1 | -1/+59 |
* | clk: st: fix handling result of of_property_count_strings | Andrzej Hajda | 2015-10-01 | 1 | -3/+4 |
* | drivers: clk: st: Rename st_pll3200c32_407_c0_x into st_pll3200c32_cx_x | Gabriel Fernandez | 2015-09-17 | 2 | -10/+10 |
* | clk: Convert __clk_get_name(hw->clk) to clk_hw_get_name(hw) | Stephen Boyd | 2015-08-24 | 4 | -16/+16 |
* | clk: Convert __clk_get_flags() to clk_hw_get_flags() | Stephen Boyd | 2015-08-24 | 1 | -1/+1 |
* | Merge branch 'cleanup-clk-h-includes' into clk-next | Stephen Boyd | 2015-07-28 | 4 | -0/+4 |
|\ |
|
| * | clk: st: Include clk.h | Stephen Boyd | 2015-07-20 | 4 | -0/+4 |
* | | clk: st: make use of of_clk_parent_fill helper function | Dinh Nguyen | 2015-07-28 | 2 | -9/+4 |
* | | clk: st: Fix error paths and allocation style | Stephen Boyd | 2015-07-13 | 1 | -38/+45 |
* | | drivers: clk: st: Incorrect register offset used for lock_status | Pankaj Dev | 2015-07-07 | 1 | -1/+1 |
* | | drivers: clk: st: Fix mux bit-setting for Cortex A9 clocks | Gabriel Fernandez | 2015-07-06 | 1 | -1/+1 |
* | | drivers: clk: st: Add CLK_GET_RATE_NOCACHE flag to clocks | Pankaj Dev | 2015-07-06 | 4 | -6/+8 |
* | | drivers: clk: st: Fix flexgen lock init | Giuseppe Cavallaro | 2015-07-06 | 1 | -0/+2 |
* | | drivers: clk: st: Fix FSYN channel values | Gabriel Fernandez | 2015-07-06 | 1 | -2/+2 |
* | | drivers: clk: st: Remove unused code | Gabriel Fernandez | 2015-07-06 | 1 | -4/+0 |
|/ |
|
* | clk: st: Use of_clk_get_parent_count() instead of open coding | Geert Uytterhoeven | 2015-06-04 | 2 | -2/+2 |
* | clk: st: Silence sparse warnings | Stephen Boyd | 2015-05-14 | 4 | -17/+17 |
* | clk: constify of_device_id array | Fabian Frederick | 2015-04-01 | 3 | -7/+7 |
* | clk: Replace explicit clk assignment with __clk_hw_set_clk | Javier Martinez Canillas | 2015-02-18 | 2 | -17/+17 |
* | clk: st: STiH410: Fix pdiv and fdiv divisor when setting rate | Peter Griffin | 2015-01-20 | 1 | -4/+15 |
* | clk: st: Use round to closest divider flag | Gabriel FERNANDEZ | 2014-07-28 | 1 | -1/+2 |
* | clk: st: Update frequency tables for fs660c32 and fs432c65 | Gabriel FERNANDEZ | 2014-07-28 | 1 | -8/+59 |